IP Library Granted Patent US 12,395,680
Granted Patent B2
US 12,395,680 · App. 17/761,754 · Granted Aug 19, 2025

Systems and methods for versatile video coding

Inventors: Yong He (San Diego, CA); Yuwen He (San Diego, CA)
Assignee: InterDigital Madison Patent Holdings, SAS
H04N19/70H04N19/136H04N19/169H04N19/174H04N23/698
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,395,680
App. No.
17/761,754
Granted
Aug 19, 2025
Kind
B2
Abstract

Described herein are systems, methods, and instrumentalities associated with video coding. The signaling of certain syntax elements may be moved from a slice header to a picture header and/or a layer access unit delimiter (AUD). The dependency between AUD and one or more parameter sets may be explored. Syntax elements may be signaled to enable wrap-around motion compensation for certain sub-picture(s) and specify wrap-around motion compensation offsets for the sub-picture(s).

Claims (40)

1. A video decoding device, comprising:

a processor configured to:

obtain a video bitstream associated with a picture, wherein the picture is partitioned into multiple sub-pictures and wherein the video bitstream indicates whether respective sub-picture identifiers (IDs) of the multiple sub-pictures are signaled in the video bitstream, the video bitstream further indicating whether at least one sub-picture of the multiple sub-pictures is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture;

determine the respective sub-picture IDs of the multiple sub-pictures from the video bitstream in response to determining, based on the video bitstream, that the respective sub-picture IDs are signaled in the video bitstream; and

in response to determining, based on the video bitstream, that the at least one sub-picture is treated as a picture and that wrap-around motion compensation is enabled for the at least one sub-picture:

determine a wrap-around offset applicable to the at least one sub-picture;

decode the picture associated with the bitstream based at least on the respective sub-picture IDs of the multiple sub-pictures and the determined wrap-around offset.

2. The video decoding device of claim 1 , wherein, in response to determining that the respective sub-picture IDs are not signaled in the video bitstream, the processor is configured to determine the respective sub-picture IDs of the multiple sub-pictures based on a sequence of index values that range from 0 to a total number of sub-pictures included in the picture minus 1.

3. The video decoding device of claim 1 , wherein whether the at least one sub-picture is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture are indicated in a sequence parameter set of the video bitstream.

4. The video decoding device of claim 1 , wherein whether the at least one sub-picture is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture are indicated in a picture parameter set of the video bitstream.

5. The video decoding device of claim 1 , wherein each of the multiple sub-pictures includes one or more slices that collectively cover a region of the picture associated with the video bitstream.

6. The video decoding device of claim 1 , wherein the picture associated with the video bitstream is partitioned into a grid comprising the multiple sub-pictures, and wherein each of the sub-picture IDs indicates a position of the corresponding sub-picture in the grid.

7. The video decoding device of claim 1 , wherein whether wrap-around motion compensation is enabled for the at least one sub-picture applies to whether horizontal wrap-around motion compensation is enabled for the at least one sub-pictures.

8. The video decoding device of claim 1 , wherein the processor being configured to decode the picture associated with the video bitstream comprises the processor being-configured to perform wrap-around motion compensation for the at least one sub-picture based on the determined wrap-around offset.

9. The video decoding device of claim 8 , wherein the wrap-around offset is used to interpolate a luma sample associated with the at least one sub-picture.

10. A method of video decoding, the method comprising:

obtaining a video bitstream associated with a picture, wherein the picture is partitioned into multiple sub-pictures and wherein the video bitstream indicates whether respective sub-picture identifiers (IDs) of the multiple sub-pictures are signaled in the video bitstream, the video bitstream further indicating whether at least one sub-picture of the multiple sub-pictures is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture;

determining the respective sub-picture IDs of the multiple sub-pictures from the video bitstream in response to determining, based on the video bitstream, that the respective sub-picture IDs are signaled in the video bitstream; and

in response to determining, based on the video bitstream, that the at least one sub-picture is treated as a picture and that wrap-around motion compensation is enabled for the at least one sub-picture:

determine a wrap-around offset applicable to the at least one sub-picture;

decoding the picture associated with the bitstream based at least on the sub-picture IDs of the multiple sub-pictures and the determined wrap-around offset.

11. The method of claim 10 , further comprising, in response to determining that the respective sub-picture IDs are not signaled in the video bitstream, determining the respective sub-picture IDs of the multiple sub-pictures based on a sequence of index values that range from 0 to a total number of sub-pictures included in the picture minus 1.

12. The method of claim 10 , wherein whether the at least one sub-picture is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture are indicated in a sequence parameter set of the video bitstream.

13. The method of claim 10 , wherein whether the at least one sub-picture is treated as a picture and whether wrap-around motion compensation is enabled for the at least one sub-picture are indicated in a picture parameter set of the video bitstream.

14. The method of claim 10 , wherein each of the multiple sub-pictures includes one or more slices that collectively cover a region of the picture associated with the video bitstream.

15. The method of claim 10 , wherein the picture associated with the video bitstream is partitioned into a grid comprising the multiple sub-pictures, and wherein each of the sub-picture IDs indicates a position of the corresponding sub-picture in the grid.

16. The method of claim 10 , wherein whether wrap-around motion compensation is enabled for the at least one sub-picture applies to whether horizontal wrap-around motion compensation is enabled for the at least one sub-pictures.

17. The method of claim 16 , wherein decoding the picture associated with the video bitstream comprises performing the wrap-around motion compensation for the at least one sub-picture based on the determined wrap-around offset.

18. The method of claim 17 , wherein the wrap-around offset is used to interpolate a luma sample associated with the at least one sub-picture.

19. A video encoding device, comprising:

a processor configured to:

partition a picture into multiple sub-pictures;

based on a determination to include respective sub-picture identifiers (IDs) of the multiple sub-pictures in a video bitstream:

determine the respective sub-picture IDs of the multiple sub-pictures;

include the determined sub-picture IDs of the multiple sub-pictures in the video bitstream; and

add a first indication to the video bitstream indicating that the respective sub-picture IDs of the multiple sub-pictures are signaled in the video bitstream; and

based on a determination to treat at least one sub-picture of the multiple sub-pictures as a picture and to enable wrap-around motion compensation for the at least one sub-picture:

add a second indication to the video bitstream indicating that the at least one sub-picture is treated as a picture; and

add a third indication to the video bitstream indicating that wrap-around motion compensation is enabled for the at least one sub-picture.

20. The video encoding device of claim 19 , wherein the first indication, the second indication and the third indication are added to a sequence parameter set of the video bitstream.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2025
From: HE, YONG; HE, YUWEN
To: VID SCALE, INC.
Reel/Frame 071749/0939 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2023
From: VID SCALE, INC.
To: INTERDIGITAL MADISON PATENT HOLDINGS, SAS
Reel/Frame 065468/0392 →
Continuity (3)
Provisional Application 62911797 · Oct 7, 2019
Provisional Application 62902647 · Sep 19, 2019
Related Publication 20220377344A1 · Nov 24, 2022
References Cited (28)
US 11375238B2 · Choi · 2022 [cited by examiner]
US 11930217B2 · Choi · 2024 [cited by examiner]
US 20170085917A1 · Hannuksela · 2017 [cited by applicant]
US 20210092447A1 · Choi · 2021 [cited by examiner]
US 20210306648A1 · Chen · 2021 [cited by examiner]
US 20210314623A1 · Chang · 2021 [cited by examiner]
US 20210329236A1 · Hendry · 2021 [cited by examiner]
US 20210409703A1 · Wang · 2021 [cited by examiner]
US 20220007053A1 · Hanhart · 2022 [cited by examiner]
US 20220094909A1 · Hannuksela · 2022 [cited by examiner]
US 20220116642A1 · Choi · 2022 [cited by examiner]
US 20220159246A1 · Zhang · 2022 [cited by examiner]
US 20230012751A1 · Hendry · 2023 [cited by examiner]
US 20240244264A1 · Choi · 2024 [cited by examiner]
CA 3150261A1 · 2021 [cited by examiner]
EP 3422724A1 · 2019 [cited by applicant]
WO WO2020008106A1 · 2020 [cited by examiner]
WO WO2020141258A1 · 2020 [cited by examiner]
WO WO2020141260A1 · 2020 [cited by examiner]
WO WO2020185884A1 · 2020 [cited by examiner]
Bross et al., “Versatile Video Coding (Draft 6)”, JVET-O2001-VD, Editors, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019, 456 pages. [cited by applicant]
Chen et al., “Algorithm Description for Versatile Video Coding and Test Model 6 (VTM 6)”, JVET-O2002-V2, Editors, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenbu… [cited by applicant]
Choi et al., “AHG12: On Padding Processing with Subpictures”, JVET-P0220, Tencent, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 16th Meeting: Geneva, CH, Oct. 1-11, 2019, pp. 1-3. [cited by applicant]
He et al., “On Subpicture Wraparound Motion Compensation”, JVET-P0127, InterDigital Communications, Inc., Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 16th Meeting: Geneva, CH, Oct.… [cited by applicant]
ISO/IEC, “Requirements for a Future Video Coding Standard v5”, Requirements, ISO/IEC JTC1/SC29/WG11 N17074, Torino, IT, Jul. 2017, pp. 2-14. [cited by applicant]
Zhou, Minhua, “AHG8: Unrestricted Motion Compensation for 360 Video in ERP Format”, JVET-E0065, Broadcom Limited, Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 5th Meeting: Genev… [cited by applicant]
Deshpande, Sachin et al., “On Tile Grouping”, JVET of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11; 13th Meeting: Marrakech, MA; JVET-M0853-v2, Jan. 9-18, 2019, 8 pages. [cited by applicant]
Boyce et al., “Sub-Pictures And Sub-Picture Sets With Level Derivation”, JVET-O0555-v1, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019, 1… [cited by applicant]