IP Library Granted Patent US 12,197,068
Granted Patent B2
US 12,197,068 · App. 17/785,595 · Granted Jan 14, 2025

Display substrate and manufacture method thereof, display panel and display module

Inventors: Renquan Gu (Beijing, CN); Libo Wang (Beijing, CN); Detian Meng (Beijing, CN); Feng Zhang (Beijing, CN); Shiyu Zhang (Beijing, CN); Yujie Liu (Beijing, CN); Qi Yao (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
G02F1/133553G02F1/133354G02F1/134309G02F1/136286G03F7/0007G02F1/133357G02F1/1368G02F2203/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,197,068
App. No.
17/785,595
Granted
Jan 14, 2025
Kind
B2
Abstract

An embodiment of the present disclosure provides a display substrate. The display substrate includes a driver backplane, and a reflective structure and a pixel electrode on the driver backplane. Reflective structure and the pixel electrode are disposed sequentially away from the driver backplane along a thickness direction of the driver backplane. The pixel electrode is connected to the driver backplane through the reflective structure. A surface of the reflective structure away from the driver backplane is a reflective surface comprising a plurality of arc surfaces, and each of the plurality of arc surfaces is convex protruding towards a direction away from the driver backplane. The plurality of the arc surfaces are continuously arranged, and any two adjacent arc surfaces of the plurality of the arc surfaces are connected to each other.

Claims (56)

1. A display substrate comprising a driver backplane, and a reflective structure and a pixel electrode on the driver backplane, wherein

the reflective structure and the pixel electrode are sequentially disposed on the driver backplane along a thickness direction away from the driver backplane,

the pixel electrode is connected to the driver backplane through the reflective structure, and

a surface of the reflective structure away from the driver backplane is a reflective surface comprising a plurality of arc surfaces, and each of the plurality of arc surfaces is convex protruding towards a direction away from the driver backplane, the plurality of the arc surfaces have a same size and are continuously arranged, and any two adjacent arc surfaces of the plurality of the arc surfaces are connected to each other,

an orthographic projection of each of the plurality of arc surfaces on the base substrate has a shape of a circle,

in orthogonal projections of the plurality of arc surfaces on the driver backplane, a line connecting centers of any three circles directly adjacent to each other forms one of following patterns: an equilateral triangle and an isosceles right triangle,

each of the plurality of arc surfaces comprises: a first sub-portion and a second bus-portion surrounding the first sub-portion and connected to the first sub-portion, the first sub-portion is a portion of a spherical surface, a vertex of the first sub-portion is a vertex of the arc surface, the second sub-portions of any two adjacent arc surfaces are connected to each other, and a proportion of the pitch between the vertexes of the first sub-portions of the two adjacent arc surfaces to a curvature radius of the first sub-portion is: 14.1:1.

2. The display substrate of claim 1 , wherein the second sub-portions of any two adjacent arc surfaces are spliced to form a concave arc surface protruding along a direction opposite to a convex direction of the first sub-portion.

3. The display substrate of claim 1 , wherein the plurality of arc surfaces are arranged in an array.

4. The display substrate of claim 1 , wherein

the plurality of arc surfaces are continuously arranged along first and second straight-line directions different from each other, and

the vertexes of any two adjacent arc surfaces along the first straight-line direction are staggered along the second straight-line direction from each other by ¼ to ⅔ of a first distance, the first distance being a pitch between vertexes of any two adjacent arc surfaces along the first and second straight-line directions.

5. The display substrate of claim 1 , wherein the pitch between the vertexes of the first sub-portions of any two adjacent arc surfaces is greater than 0 μm and less than or equal to 10 μm.

6. The display substrate of claim 1 , wherein

the reflective structure comprises a first sub-layer and a second sub-layer stacked sequentially in a direction away from the driver backplane, and

a surface of the second sub-layer away from the first sub-layer is the reflective surface, and a surface of the first sub-layer in contact with the second sub-layer matches the second sub-layer in size and shape.

7. The display substrate of claim 6 , wherein

the first sub-layer is made of a resin material, and

the second sub-layer is made of a reflective metal material.

8. The display substrate of claim 1 , wherein

the driver backplane comprises a base substrate and a transistor on a side of the base substrate proximal to the reflective structure; the transistor comprises a gate electrode, an active layer, a first electrode and a second electrode; and a first via-hole is in the reflective structure,

the display substrate further comprises a planarization layer on a side of the reflective structure away from the driver backplane, and the planarization layer is on a side of the pixel electrode proximal to the driver backplane, a surface of the planarization layer away from the driver backplane is a planarized surface, and

a second via-hole is in the planarization layer, an orthographic projection of the second via-hole on the base substrate is spaced apart from an orthographic projection of the first via-hole on the base substrate, and the pixel electrode is connected to the second electrode through both of the second via-hole and the reflective structure.

9. The display substrate of claim 6 , comprising a plurality of pixel electrodes arranged in an array, wherein

the second sub-layer comprises a plurality of sub-portions independent of each other and in one-to-one correspondence with the plurality of pixel electrodes, and

both of orthographic projections of the first via-hole and the second via-hole on the base substrate are within an orthographic projection of a corresponding one of the plurality of pixel electrodes on the base substrate.

10. The display substrate of claim 9 , wherein

each of the plurality of sub-portions comprises a first region and a second region independent of each other, and

both of the orthographic projections of the first via-hole and the second via-hole on the base substrate are within an orthographic projection of a corresponding first region on the base substrate.

11. The display substrate of claim 8 , further comprising a plurality of gate lines, a plurality of data lines, and a plurality of storage electrodes, wherein

the plurality of gate lines are in the same layer as the gate electrode and each of the plurality of gate lines is connected to a corresponding gate electrode,

the plurality of data lines are in the same layer as the first electrode, and each of the plurality of data lines is connected to a corresponding first electrode, and

each of the plurality of storage electrodes comprises a first electrode plate and a second electrode plate facing the first electrode plate, the first electrode plate is in the same layer as the first electrode, and the second electrode plate is in the same layer as the gate electrode.

12. The display substrate of claim 11 , wherein

each column of pixel electrodes correspond to n data lines of the plurality of data lines, n is a positive integer more than or equal to 2, and

each pixel electrode of each column of pixel electrodes corresponds to different gate lines.

13. A display panel, comprising the display substrate according to claim 1 and a counter substrate aligned with the display substrate to form a cell, with a liquid crystal layer between the display substrate and the counter substrate.

14. A display module, comprising the display panel according to claim 13 and a light source on a light-emitting side of the display panel, wherein a light-emitting surface of the light source faces the light-emitting side of the display panel.

15. A method for manufacturing a display substrate, comprising:

forming a driver backplane; and

sequentially forming a reflective structure and a pixel electrode on the driver backplane, such that the reflective structure and the pixel electrode are sequentially disposed on the driver backplane along a thickness direction away from the driver backplane and the pixel electrode is connected to the driver backplane through the reflective structure,

wherein forming the reflective structure comprises forming a reflective surface, and

wherein forming the reflective surface comprises forming a plurality of arcs surfaces protruding along a direction away from the driving backplane, such that:

the plurality of arc surfaces have a same size and are continuously arranged,

any two adjacent arc surfaces of the plurality of arc surfaces are connected to each other,

an orthographic projection of each of the plurality of arc surfaces on the base substrate has a shape of a circle,

in orthogonal projections of the plurality of arc surfaces on the driver backplane, a line connecting centers of any three circles directly adjacent to each other forms one of following patterns: an equilateral triangle and an isosceles right triangle,

each of the plurality of arc surfaces comprises: a first sub-portion and a second bus-portion surrounding the first sub-portion and connected to the first sub-portion, the first sub-portion is a portion of a spherical surface, a vertex of the first sub-portion is a vertex of the arc surface, the second sub-portions of any two adjacent arc surfaces are connected to each other, and a proportion of the pitch between the vertexes of the first sub-portions of the two adjacent arc surfaces to a curvature radius of the first sub-portion is: 14.1:1.

16. The method of claim 15 , wherein

forming the reflective structure comprises: sequentially forming a first sub-layer and a second sub-layer on the driver backplane, with a surface of the second sub-layer away from the first sub-layer serving as the reflective surface, and

forming the first sub-layer comprises:

coating a resin material layer;

respectively forming a first pattern and a pattern of a first via-hole by performing exposure and development processes on the resin material layer by using a mask plate with a first light-transmitting pattern and a second light-transmitting pattern, and

reflowing the first pattern at a temperature of 230° C. to 250° C. to form the plurality of arc surfaces, and

forming the second sub-layer comprises: depositing a reflective metal layer on the first sub-layer.

17. The method of claim 16 , wherein the first pattern has a shape of a square, a circle, a regular hexagon, or a regular octagon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2022
From: GU, RENQUAN; WANG, LIBO; MENG, DETIAN; ZHANG, FENG; ZHANG, SHIYU; LIU, YUJIE; YAO, QI
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060450/0657 →
Priority Claims (1)
CN 202010909885.2 · Sep 2, 2020 · national
Continuity (1)
Related Publication 20230025267A1 · Jan 26, 2023
References Cited (32)
US 5349503A · Blonder · 1994 [cited by examiner]
US 5926242A · Kataoka et al. · 1999 [cited by applicant]
US 6501522B2 · Chang et al. · 2002 [cited by applicant]
US 7760321B2 · Han et al. · 2010 [cited by applicant]
US 8049846B2 · Fujiwara et al. · 2011 [cited by applicant]
US 10437105B2 · Son et al. · 2019 [cited by applicant]
US 10976598B2 · Fu et al. · 2021 [cited by applicant]
US 11086163B2 · Wu et al. · 2021 [cited by applicant]
US 20030142247A1 · Nishiyama et al. · 2003 [cited by applicant]
US 20080199638A1 · Lin et al. · 2008 [cited by applicant]
US 20110141548A1 · Yang et al. · 2011 [cited by applicant]
US 20170261793A1 · Son et al. · 2017 [cited by applicant]
US 20190056548A1 · Meng · 2019 [cited by examiner]
CN 1175048A · 1998 [cited by applicant]
CN 1315011A · 2001 [cited by applicant]
CN 1480772A · 2004 [cited by applicant]
CN 1828381A · 2006 [cited by applicant]
CN 101051140A · 2007 [cited by applicant]
CN 101131539A · 2008 [cited by applicant]
CN 101937156A · 2011 [cited by applicant]
CN 107102470A · 2017 [cited by applicant]
CN 107179624A · 2017 [cited by applicant]
CN 109799642A · 2019 [cited by applicant]
CN 111929944A · 2020 [cited by applicant]
JP H10111509A · 1998 [cited by applicant]
JP 2000162625A · 2000 [cited by applicant]
JP 2005300788A · 2005 [cited by applicant]
KR 1020050047880A · 2005 [cited by applicant]
TW I225556B · 2004 [cited by applicant]
Machine translation of Akihiko et al (JP 2005300788) (Year: 2005). [cited by examiner]
China Patent Office, First Office Action dated Mar. 22, 2022, for corresponding Chinese application 202010909885.2. [cited by applicant]
China Patent Office, Rejection Office Action dated Sep. 5, 2022, for corresponding Chinese application 202010909885.2. [cited by applicant]