IP Library › Granted Patent US 12,266,557
Granted Patent B2
US 12,266,557 · App. 17/816,006 · Granted Apr 1, 2025

Wafer placement table

Inventors: Tatsuya Kuno (Nagoya, JP); Seiya Inoue (Handa, JP)
Assignee: NGK INSULATORS, LTD.
H01L21/6833H01J37/32724H01J2237/002H01J2237/2007
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,266,557
App. No.
17/816,006
Granted
Apr 1, 2025
Kind
B2
Abstract

A wafer placement table includes an alumina base that has a wafer placement surface on its upper surface, and incorporates an electrode; a brittle cooling base bonded to a lower surface of the alumina base; and a ductile connection member stored in a storage hole, opened in a lower surface of the cooling base, in a state of restricted axial rotation and in a state of engaging with an engagement section of the storage hole, the ductile connection member having a male thread section or a female thread section.

Claims (28)

1. A wafer placement table comprising:

an alumina base that has a wafer placement surface on its upper surface, and incorporates an electrode;

a brittle cooling base bonded to a lower surface of the alumina base; and

a ductile connection member stored in a storage hole, opened in a lower surface of the cooling base, in a state of restricted axial rotation and in a state of engaging with an engagement section of the storage hole, the ductile connection member having a male thread section or a female thread section; and

wherein the engagement section is a step section or an inclined section provided in an inner circumferential surface of the storage hole, and

the connection member has a to-be-engaged section which engages with the engagement section to prevent the connection member from falling from the storage hole.

2. The wafer placement table according to claim 1 ,

wherein the connection member is a member having the female thread section, and being screwable to a male thread of a bolt inserted from a lower surface side of the cooling base.

3. The wafer placement table according to claim 1 ,

wherein the cooling base is composed of a composite material of metal and ceramic or an alumina material.

4. The wafer placement table according to claim 1 ,

wherein when being attempted to be axially rotated, the connection member comes into contact with a wall of the storage hole to undergo restricted axial rotation.

5. The wafer placement table according to claim 1 ,

wherein the cooling base has a refrigerant flow path internally, and

the storage hole is provided in a region of the cooling base, the region being lower than a bottom surface of the refrigerant flow path.

6. The wafer placement table according to claim 1 ,

wherein the connection member is not bonded to the cooling base in the storage hole, and is stored in a free state.

7. The wafer placement table according to claim 1 ,

wherein the connection member engages with the engagement section with a stress buffering member interposed between the connection member and the engagement section, the stress buffering member having a Young's modulus lower than a Young's modulus of the connection member.

8. The wafer placement table according to claim 1 ,

wherein a gap between the connection member and the storage hole is filled with a filling material.

9. The wafer placement table according to claim 1 ,

wherein the storage hole includes a first storage section that stores the connection member, and a second storage section provided from the first storage section to the lower surface of the cooling base, and

the engagement section is a stepped surface provided at a joint between the first storage section and the second storage section.

10. The wafer placement table according to claim 9 ,

wherein the first storage section is opened in an upper surface of the cooling base, and an opening surface is covered by a bonding layer that bonds the alumina base and the cooling base.

11. The wafer placement table according to claim 9 ,

wherein a width of an annular region in which the stepped surface is in direct or indirect contact with the connection member is 3 mm or more.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2022
From: KUNO, TATSUYA; INOUE, SEIYA
To: NGK INSULATORS, LTD.
Reel/Frame 060668/0064 →
Priority Claims (2)
JP 2021-185369 · Nov 15, 2021 · national
JP 2022-108438 · Jul 5, 2022 · national
Continuity (1)
Related Publication 20230154781A1 · May 18, 2023
References Cited (21)
US 4973208A · Gauron · 1990 [cited by applicant]
US 5783492A · Higuchi et al. · 1998 [cited by applicant]
US 20060279899A1 · Aihara et al. · 2006 [cited by applicant]
US 20090283034A1 · Natsuhara et al. · 2009 [cited by applicant]
US 20140209245A1 · Yamamoto et al. · 2014 [cited by applicant]
US 20160111315A1 · Parkhe · 2016 [cited by applicant]
US 20170256431A1 · Parkhe · 2017 [cited by applicant]
US 20170323819A1 · Kosakai · 2017 [cited by examiner]
US 20190189491A1 · Akatsuka · 2019 [cited by applicant]
US 20210225619A1 · Suzuki · 2021 [cited by examiner]
US 20210242064A1 · Ito · 2021 [cited by examiner]
JP 2006344955A · 2006 [cited by applicant]
JP 2008066707A · 2008 [cited by applicant]
JP 2014150104A · 2014 [cited by applicant]
JP 2019508898A · 2019 [cited by applicant]
JP 2020074423A · 2020 [cited by applicant]
KR 1020190032545A · 2019 [cited by applicant]
Hayashi JP 2019197830 A (Year: 2019). [cited by examiner]
Jindo et al. (WO 2014141974 A1) (Year: 2014). [cited by examiner]
Korean Office Action (with English translation) dated Mar. 20, 2024 (Application No. 10-2022-0098526). [cited by applicant]
Japanese Office Action (with English translation), Japanese Application No. 2022-108438, dated Feb. 18, 2025 (13 pages). [cited by applicant]