IP Library Granted Patent US 11,923,423
Granted Patent B2
US 11,923,423 · App. 17/825,209 · Granted Mar 5, 2024

Metal oxide and transistor including metal oxide

Inventor: Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/24H01L29/78618H01L29/7869H01L29/78696H01L27/1207H01L29/0673H01L29/78648
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,923,423
App. No.
17/825,209
Granted
Mar 5, 2024
Kind
B2
Abstract

A novel metal oxide is provided. One embodiment of the present invention is a crystalline metal oxide. The metal oxide includes a first layer and a second layer; the first layer has a wider bandgap than the second layer; the first layer and the second layer form a crystal lattice; and in the case where a carrier is excited in the metal oxide, the carrier is transferred through the second layer. Furthermore, the first layer contains an element M (M is one or more selected from Al, Ga, Y, and Sn) and Zn, and the second layer contains In.

Claims (53)

1. A crystalline metal oxide comprising a first layer and a second layer,

wherein the first layer has a wider bandgap than the second layer,

wherein the first layer and the second layer form a crystal lattice, and

wherein in the case where a temperature increases, the crystalline metal oxide is configured such that a thickness of the second layer in a c-axis direction is decreased.

2. The crystalline metal oxide according to claim 1 ,

wherein the first layer and the second layer are each placed parallel or substantially parallel to a formation surface of the crystalline metal oxide.

3. The crystalline metal oxide according to claim 1 ,

wherein the first layer comprises an element M (M is one or more selected from Al, Ga, Y, and Sn) and Zn,

wherein the second layer comprises In, and

wherein the first layer and the second layer are each placed parallel or substantially parallel to a formation surface of the crystalline metal oxide.

4. The crystalline metal oxide according to claim 1 ,

wherein the first layer and the second layer are each placed perpendicularly or substantially perpendicularly to a formation surface of the crystalline metal oxide.

5. The crystalline metal oxide according to claim 1 ,

wherein the first layer comprises an element M (M is one or more selected from Al, Ga, Y, and Sn) and Zn,

wherein the second layer comprises In, and

wherein the first layer and the second layer are each placed perpendicularly or substantially perpendicularly to a formation surface of the crystalline metal oxide.

6. The crystalline metal oxide according to claim 1 ,

wherein a distance between the first layer and the second layer is less than or equal to 1 nm.

7. The crystalline metal oxide according to claim 1 ,

wherein the crystalline metal oxide comprises a hexagonal lattice point when the crystalline metal oxide is observed with TEM from the c-axis direction.

8. A transistor comprising the crystalline metal oxide according to claim 1 ,

wherein the first layer and the second layer are each placed parallel or substantially parallel to a channel length direction of the transistor.

9. A semiconductor device comprising a capacitor and the transistor according to claim 8 ,

wherein the transistor comprises a source and a drain,

wherein the capacitor comprises a first electrode and a second electrode, and

wherein one of the source and the drain is electrically connected to one of the first electrode and the second electrode.

10. A crystalline metal oxide comprising a crystal structure,

wherein the crystal structure has a first layer and a second layer,

wherein the first layer and the second layer are alternately stacked,

wherein the first layer has a wider bandgap than the second layer, and

wherein in the case where a temperature increases, the crystalline metal oxide is configured such that a thickness of the second layer in a stacking direction is decreased.

11. The crystalline metal oxide according to claim 10 ,

wherein the first layer and the second layer are each placed parallel or substantially parallel to a formation surface of the crystalline metal oxide.

12. The crystalline metal oxide according to claim 10 ,

wherein the first layer comprises an element M (M is one or more selected from Al, Ga, Y, and Sn) and Zn,

wherein the second layer comprises In, and

wherein the first layer and the second layer are each placed parallel or substantially parallel to a formation surface of the crystalline metal oxide.

13. The crystalline metal oxide according to claim 10 ,

wherein the first layer and the second layer are each placed perpendicularly or substantially perpendicularly to a formation surface of the crystalline metal oxide.

14. The crystalline metal oxide according to claim 10 ,

wherein the first layer comprises an element M (M is one or more selected from Al, Ga, Y, and Sn) and Zn,

wherein the second layer comprises In, and

wherein the first layer and the second layer are each placed perpendicularly or substantially perpendicularly to a formation surface of the crystalline metal oxide.

15. The crystalline metal oxide according to claim 10 ,

wherein a distance between the first layer and the second layer is less than or equal to 1 nm.

16. The crystalline metal oxide according to claim 10 ,

wherein the crystalline metal oxide comprises a hexagonal lattice point when the crystalline metal oxide is observed with TEM from a c-axis direction.

17. A transistor comprising the crystalline metal oxide according to claim 10 ,

wherein the first layer and the second layer are each placed parallel or substantially parallel to a channel length direction of the transistor.

18. A semiconductor device comprising a capacitor and the transistor according to claim 17 ,

wherein the transistor comprises a source and a drain,

wherein the capacitor comprises a first electrode and a second electrode, and

wherein one of the source and the drain is electrically connected to one of the first electrode and the second electrode.

Priority Claims (4)
JP 2018-044786 · Mar 12, 2018 · national
JP 2018-049535 · Mar 16, 2018 · national
JP 2018-055807 · Mar 23, 2018 · national
JP 2018-055943 · Mar 23, 2018 · national
Continuity (2)
Continuation 16975833
Related Publication 20220293739A1 · Sep 15, 2022
Cited By (1)
US 12,283,612