IP Library › Granted Patent US 11,754,897
Granted Patent B2
US 11,754,897 · App. 17/841,971 · Granted Sep 12, 2023

Liquid crystal display

Inventor: Gen Koide (Tokyo, JP)
Assignee: Japan Display Inc.
G02F1/136286G02F1/1368G02F1/133514G02F1/134336G02F1/13606G02F2201/40H01L29/78645H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,754,897
App. No.
17/841,971
Granted
Sep 12, 2023
Kind
B2
Abstract

A liquid crystal display is provided and includes first and second substrates and liquid crystal layer therebetween; pixel electrode on first substrate; pedestal metal coupled to pixel electrode; semiconductor layer substantially U-shaped and coupled to pedestal metal at first coupling portion; scan line that extends in first direction and in layer different from semiconductor layer; signal line that extends in second direction different from first direction so as to three-dimensionally cross scan line, signal line being coupled to semiconductor layer at second coupling portion; and extending portion that is part of scan line and that protrudes from scan line, the extending portion extending along signal line, wherein: in first direction along a shorter side of each pixel unit, extending portion is adjacent to pedestal metal; and in second direction along a longer side of each pixel unit, length of extending portion is smaller than length of pedestal metal.

Claims (26)

1. A liquid crystal display comprising:

a first substrate;

a second substrate disposed so as to face the first substrate;

a liquid crystal layer interposed between the first and the second substrates;

a pixel electrode on the first substrate;

a metal layer being coupled to the pixel electrode;

a U-shaped semiconductor layer being coupled to the metal layer at a first coupling portion;

a scan line that extends in a first direction on the first substrate;

a signal line that extends in a second direction different from the first direction so as to three-dimensionally cross the scan line, the signal line being coupled to the semiconductor layer at a second coupling portion; and

an extending portion that is a part of the scan line and that protrudes from the scan line, the extending portion extending along the signal line,

wherein:

the metal layer is disposed in the same layer as the signal line,

in the first direction that is along a shorter side of each pixel unit, the extending portion is adjacent to the metal layer, and

in the second direction that is along a longer side of each pixel unit, a length of the extending portion is smaller than a length of the metal layer.

2. The liquid crystal display according to claim 1 , wherein a shape of the metal layer is quadrangular in a plan view.

3. The liquid crystal display according to claim 1 , wherein

the extending portion includes two extending regions,

each of the extending regions is arranged between the metal layer and the signal line adjacent to the metal layer, and

in the first direction, a space between the signal line and each of the extending regions is smaller than a space between each of the extending regions and the metal layer.

4. The liquid crystal display according to claim 1 , wherein the extending portion partially overlaps with the signal line.

5. The liquid crystal display according to claim 1 , wherein the semiconductor layer is disposed in a plane between a plane of the scan line and a plane of the signal line in a vertical direction.

6. The liquid crystal display according to claim 1 , wherein the scan line three-dimensionally crosses the semiconductor layer at two portions.

7. The liquid crystal display according to claim 1 , wherein the extending portion has an electric potential that is the same as an electric potential of the scan line.

8. The liquid crystal display according to claim 7 , wherein

the scan line overlaps the semiconductor layer at a first portion and at a second portion, and

the first portion and the second portion are arranged parallel to each other.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2022
From: KOIDE, GEN
To: JAPAN DISPLAY INC.
Reel/Frame 060451/0992 →
Priority Claims (1)
JP 2013-008822 · Jan 21, 2013 · national
Continuity (6)
Continuation 17201554 · Mar 15, 2021
Continuation 16810322 · Mar 5, 2020
Continuation 16122408 · Sep 5, 2018
Continuation 15144178 · May 2, 2016
Continuation 14157053 · Jan 16, 2014
Related Publication 20220317533A1 · Oct 6, 2022