IP Library Granted Patent US 11,682,678
Granted Patent B2
US 11,682,678 · App. 17/859,054 · Granted Jun 20, 2023

Liquid crystal display device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Tokyo, JP); Kaoru Hatano (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/124G02F1/1333G02F1/1343G02F1/136213H01L27/1225H01L27/1259H01L29/24H01L29/7869H01L29/78618H01L29/78696G02F1/136227G02F1/136231G02F2201/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,682,678
App. No.
17/859,054
Granted
Jun 20, 2023
Kind
B2
Abstract

Provided is a method to manufacture a liquid crystal display device in which a contact hole for the electrical connection of the pixel electrode and one of the source and drain electrode of a transistor and a contact hole for the processing of a semiconductor layer are formed simultaneously. The method contributes to the reduction of a photography step. The transistor includes an oxide semiconductor layer where a channel formation region is formed.

Claims (70)

1. A display device comprising:

a pixel portion comprising:

a first conductive layer comprising a region in contact with an insulating surface;

a first insulating layer comprising a region in contact with an upper surface of the first conductive layer;

a first oxide semiconductor layer comprising a region in contact with an upper surface of the first insulating layer, the first oxide semiconductor layer comprising a channel formation region of a transistor;

a second conductive layer comprising a region in contact with an upper surface of the first oxide semiconductor layer;

a second insulating layer over the first oxide semiconductor layer and the second conductive layer; and

a third conductive layer electrically connected to the second conductive layer, the third conductive layer comprising a region over the second insulating layer; and

a connecting portion comprising:

a fourth conductive layer comprising a region in contact with the insulating surface, the fourth conductive layer comprising the same material as the first conductive layer;

the first insulating layer comprising a region in contact with an upper surface of the fourth conductive layer;

a second oxide semiconductor layer comprising a region in contact with the upper surface of the first insulating layer; and

a fifth conductive layer over the second oxide semiconductor layer, the fifth conductive layer comprising the same material as the third conductive layer,

wherein the first conductive layer is configured to serve as a gate electrode of the transistor,

wherein the second conductive layer is configured to serve as one of a source electrode and a drain electrode of the transistor,

wherein each of the first conductive layer and the fourth conductive layer comprises a stacked structure comprising a titanium layer and a copper layer over the titanium layer,

wherein the first insulating layer and the second oxide semiconductor layer comprise a contact hole, and

wherein the fifth conductive layer is electrically connected to the fourth conductive layer through the contact hole.

2. The display device according to claim 1 , wherein each of the first oxide semiconductor layer and the second oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

3. The display device according to claim 1 , further comprising:

a liquid crystal material over the third conductive layer.

4. The display device according to claim 1 , wherein the second conductive layer overlaps with the first conductive layer.

5. The display device according to claim 1 , wherein the channel formation region comprises crystals with c-axis alignment.

6. A display device comprising:

a pixel portion comprising:

a first conductive layer comprising a region in contact with an insulating surface;

a first insulating layer comprising a region in contact with an upper surface of the first conductive layer;

a first oxide semiconductor layer comprising a region in contact with an upper surface of the first insulating layer, the first oxide semiconductor layer comprising a channel formation region of a transistor;

a second conductive layer comprising a region in contact with an upper surface of the first oxide semiconductor layer;

a second insulating layer over the first oxide semiconductor layer and the second conductive layer; and

a third conductive layer electrically connected to the second conductive layer, the third conductive layer comprising a region over the second insulating layer; and

a connecting portion comprising:

a fourth conductive layer comprising a region in contact with the insulating surface, the fourth conductive layer comprising the same material as the first conductive layer;

the first insulating layer comprising a region in contact with an upper surface of the fourth conductive layer;

a second oxide semiconductor layer comprising a region in contact with the upper surface of the first insulating layer; and

a fifth conductive layer over the second oxide semiconductor layer, the fifth conductive layer comprising the same material as the third conductive layer,

wherein the first conductive layer is configured to serve as a gate electrode of the transistor,

wherein the second conductive layer is configured to serve as one of a source electrode and a drain electrode of the transistor,

wherein each of the first conductive layer and the fourth conductive layer comprises a stacked structure comprising a titanium layer and a copper layer over the titanium layer,

wherein the second conductive layer comprises a conductive metal oxide,

wherein the first insulating layer and the second oxide semiconductor layer comprise a contact hole, and

wherein the fifth conductive layer is electrically connected to the fourth conductive layer through the contact hole.

7. The display device according to claim 6 , wherein each of the first oxide semiconductor layer and the second oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

8. The display device according to claim 6 , further comprising:

a liquid crystal material over the third conductive layer.

9. The display device according to claim 6 , wherein the second conductive layer overlaps with the first conductive layer.

10. The display device according to claim 6 , wherein the channel formation region comprises crystals with c-axis alignment.

11. A display device comprising:

a pixel portion comprising:

a first conductive layer comprising a region in contact with an insulating surface;

a first insulating layer comprising a region in contact with an upper surface of the first conductive layer;

a first oxide semiconductor layer comprising a region in contact with an upper surface of the first insulating layer, the first oxide semiconductor layer comprising a channel formation region of a transistor;

a second conductive layer comprising a region in contact with an upper surface of the first oxide semiconductor layer;

a second insulating layer over the first oxide semiconductor layer and the second conductive layer; and

a third conductive layer electrically connected to the second conductive layer, the third conductive layer comprising a region over the second insulating layer; and

a connecting portion comprising:

a fourth conductive layer comprising a region in contact with the insulating surface, the fourth conductive layer comprising the same material as the first conductive layer;

the first insulating layer comprising a region in contact with an upper surface of the fourth conductive layer;

a second oxide semiconductor layer comprising a region in contact with the upper surface of the first insulating layer; and

a fifth conductive layer over the second oxide semiconductor layer, the fifth conductive layer comprising the same material as the third conductive layer,

wherein the first conductive layer is configured to serve as a gate electrode of the transistor,

wherein the second conductive layer is configured to serve as one of a source electrode and a drain electrode of the transistor,

wherein each of the first conductive layer and the fourth conductive layer comprises a stacked structure comprising a copper layer,

wherein the first insulating layer and the second oxide semiconductor layer comprise a contact hole, and

wherein the fifth conductive layer is electrically connected to the fourth conductive layer through the contact hole.

12. The display device according to claim 11 , wherein each of the first oxide semiconductor layer and the second oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

13. The display device according to claim 11 , further comprising:

a liquid crystal material over the third conductive layer.

14. The display device according to claim 11 , wherein the second conductive layer overlaps with the first conductive layer.

15. The display device according to claim 11 , wherein the channel formation region comprises crystals with c-axis alignment.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2022
From: YAMAZAKI, SHUNPEI; HATANO, KAORU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 060422/0611 →
Priority Claims (1)
JP 2010-204930 · Sep 13, 2010 · national
Continuity (7)
Continuation 17331826 · May 27, 2021
Continuation 16724666 · Dec 23, 2019
Continuation 15916362 · Mar 9, 2018
Continuation 15088200 · Apr 1, 2016
Continuation 14023515 · Sep 11, 2013
Continuation 13227092 · Sep 7, 2011
Related Publication 20220344375A1 · Oct 27, 2022