IP Library › Granted Patent US 11,748,552
Granted Patent B2
US 11,748,552 · App. 17/867,219 · Granted Sep 5, 2023

Integrated circuit design using fuzzy machine learning

Inventors: Chao Tong (Hsinchu, TW); Qingwen Deng (Hsinchu, TW)
G06F30/398G06F30/327G06F30/392G06F30/394G06N7/023
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,748,552
App. No.
17/867,219
Granted
Sep 5, 2023
Kind
B2
Abstract

Systems and methods include receiving a functional integrated circuit design and generating a plurality of place and route (PnR) layouts based on the received functional integrated circuit design and one or more integrated circuit floorplans may be generated. One or more fuzzy logic rules may be applied to analyze attributes associated with each of the generated PnR layouts, and a PnR layout of the plurality of PnR layouts having an area utilization complying with the one or more fuzzy logic rules may be generated.

Claims (61)

1. A method, comprising:

receiving a functional integrated circuit design;

generating a plurality of place and route (PnR) layouts based on the received functional integrated circuit design and one or more integrated circuit floorplans;

for each of the generated plurality of PnR layouts, applying one or more fuzzy logic rules to the PnR layout to analyze attributes associated with the PnR layout;

determining a PnR layout of the plurality of PnR layouts having an area utilization complying with the one or more fuzzy logic rules; and

incrementally altering a blockage at a same location in each of the one or more integrated circuit floorplans.

2. The method of claim 1 , further comprising:

classifying and ranking the plurality of PnR layouts based on at least the area utilization.

3. The method of claim 1 , further comprising:

modifying the one or more fuzzy logic rules based on the determined PnR layout of the plurality of PnR layouts having the area utilization complying with the fuzzy logic rules.

4. The method of claim 1 , further comprising:

fuzzifying the attributes;

generating an output based on the fuzzy logic rules; and

defuzzifying the output.

5. The method of claim 4 , further comprising:

modifying fuzzification criteria, utilized to fuzzify the attributes, based on the determined PnR layout of the plurality of PnR layouts having the area utilization complying with the one or more fuzzy logic rules.

6. The method of claim 1 , wherein:

the one or more integrated circuit floorplans includes a first floorplan and a second floorplan different from the first floorplan, the first floorplan including a blockage having a same shape and size as a blockage in the second floorplan.

7. The method of claim 1 , further comprising:

determining a second PnR layout of the plurality of PnR layouts having a number of shorts complying with the one or more fuzzy logic rules.

8. A method, comprising:

receiving a functional integrated circuit design;

generating a plurality of place and route (PnR) layouts based on the received functional integrated circuit design and one or more integrated circuit floorplans;

applying one or more fuzzy logic rules to each of the generated PnR layouts;

classifying and ranking the plurality of PnR layouts based on at least an area utilization; and

incrementally altering a blockage at a same location in each of the one or more integrated circuit floorplans.

9. The method of claim 8 , further comprising:

determining a PnR layout of the plurality of PnR layouts having an area utilization complying with the one or more fuzzy logic rules.

10. The method of claim 8 , further comprising:

applying the one or more fuzzy logic rules to each of the generated PnR layouts to analyze attributes associated with the generated PnR layout.

11. The method of claim 10 , further comprising:

fuzzifying the attributes;

generating an output based on the fuzzy logic rules; and

defuzzifying the output.

12. The method of claim 11 , further comprising:

modifying fuzzification criteria, utilized to fuzzify the attributes, based on the determined PnR layout of the plurality of PnR layouts having the area utilization complying with the one or more fuzzy logic rules.

13. The method of claim 8 , wherein:

the one or more integrated circuit floorplans includes a first floorplan and a second floorplan different from the first floorplan, the first floorplan including a blockage having a same shape and size as a blockage in the second floorplan.

14. The method of claim 8 , further comprising:

determining a PnR layout of the plurality of PnR layouts having a number of shorts complying with the one or more fuzzy logic rules.

15. A system, comprising:

a processor;

a database accessible by the processor storing fuzzy logic rules;

computer-readable media accessible by the processor, the computer-readable media storing instructions that when executed by the processor implement a method, comprising:

receiving a functional integrated circuit design;

generating a plurality of place and route (PnR) layouts based on the received functional integrated circuit design and one or more integrated circuit floorplans;

applying one or more of the fuzzy logic rules stored in the database to analyze attributes associated with each of the generated PnR layouts;

determining a PnR layout of the plurality of PnR layouts having an area utilization complying with the one or more fuzzy logic rules; and

incrementally altering a blockage at a same location in each of the one or more integrated circuit floorplans.

16. The system of claim 15 , wherein the method further comprises:

classifying and ranking the plurality of PnR layouts based on at least the area utilization.

17. The system of claim 15 , wherein the method further comprises:

fuzzifying the attributes;

generating an output based on the fuzzy logic rules; and

defuzzifying the output.

18. The system of claim 17 , wherein the method further comprises:

modifying fuzzification criteria, utilized to fuzzify the attributes, based on the determined PnR layout of the plurality of PnR layouts having the area utilization complying with the one or more fuzzy logic rules.

19. The system of claim 15 , wherein:

the one or more integrated circuit floorplans includes a first floorplan and a second floorplan different from the first floorplan, the first floorplan including a blockage having a same shape and size as a blockage in the second floorplan.

20. The system of claim 15 , wherein the method further comprises:

determining a second PnR layout of the plurality of PnR layouts having a number of shorts complying with the one or more fuzzy logic rules.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2022
From: TONG, CHAO; DENG, QINGWEN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 060603/0771 →
Continuity (4)
Continuation 16569966 · Sep 13, 2019
Provisional Application 62857383 · Jun 5, 2019
Provisional Application 62738593 · Sep 28, 2018
Related Publication 20220350951A1 · Nov 3, 2022