IP Library Granted Patent US 11,923,203
Granted Patent B2
US 11,923,203 · App. 17/875,253 · Granted Mar 5, 2024

Semiconductor device and method of manufacturing semiconductor device

Inventors: Chih-Piao Chuu (Hsinchu, TW); Ming-Yang Li (Hsinchu, TW); Lain-Jong Li (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L21/441H01L21/02568H01L29/24H01L29/66969H01L29/786
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,923,203
App. No.
17/875,253
Granted
Mar 5, 2024
Kind
B2
Abstract

A method of fabricating a semiconductor device includes applying a plasma to a portion of a metal dichalcogenide film. The metal dichalcogenide film includes a first metal and a chalcogen selected from the group consisting of S, Se, Te, and combinations thereof. A metal layer including a second metal is formed over the portion of the metal dichalcogenide film after applying the plasma.

Claims (41)

1. A semiconductor device, comprising:

a metal chalcogenide monolayer film disposed over a substrate,

wherein the metal chalcogenide monolayer film comprises a first metal and a chalcogen selected from the group consisting of S, Se, Te, and combinations thereof, and

wherein the metal chalcogenide monolayer film has a first surface portion and a second surface portion; and

a metal layer disposed over the metal chalcogenide monolayer film,

wherein the metal layer comprises a second metal,

the metal layer is disposed over the first surface portion and not over the second surface portion, and

wherein the metal layer is chemically bonded to the metal chalcogenide monolayer film.

2. The semiconductor device of claim 1 , wherein the second metal is one or more selected from the group consisting of Ni, Mo, In, Ti, W, Sc, Pd, Pt, Co, and Ru.

3. The semiconductor device of claim 1 , wherein the first metal is one or more selected from the group consisting of Mo, W, Pd, and Hf.

4. The semiconductor device of claim 1 , further comprising a protective metal layer disposed over the metal layer, wherein the protective metal layer has a lower reactivity than the metal layer.

5. The semiconductor device of claim 4 , wherein the protective metal layer comprises one or more selected from the group consisting of Au, Pt, Cu, and TiN.

6. The semiconductor device of claim 4 , wherein the protective metal layer has a thickness ranging from 10 nm to 100 nm.

7. The semiconductor device of claim 1 , wherein the metal layer has a thickness ranging from 1 nm to 25 nm.

8. A semiconductor device, comprising:

a first metal chalcogenide monolayer film disposed over a substrate;

a second metal chalcogenide monolayer film disposed over the first metal chalcogenide monolayer film;

wherein the first and second metal chalcogenide monolayer films each comprise a first metal and a chalcogen selected from the group consisting of S, Se, Te, and combinations thereof, and

wherein the second metal chalcogenide monolayer film is patterned so that portions of the first metal chalcogenide monolayer film are exposed through patterned portions of the second metal chalcogenide monolayer film; and

a metal layer disposed over portions of the first metal chalcogenide monolayer film exposed through the second metal chalcogenide monolayer film,

wherein the metal layer comprises a second metal, and

wherein the metal layer is chemically bonded to the first metal chalcogenide monolayer film.

9. The semiconductor device of claim 8 , wherein the second metal is one or more selected from the group consisting of Ni, Mo, In, Ti, W, Sc, Pd, Pt, Co, and Ru.

10. The semiconductor device of claim 8 , wherein the first metal is one or more selected from the group consisting of Mo, W, Pd, and Hf.

11. The semiconductor device of claim 8 , further comprising a protective metal layer disposed over the metal layer, wherein the protective metal layer has a lower reactivity than the metal layer.

12. The semiconductor device of claim 11 , wherein the protective metal layer comprises one or more selected from the group consisting of Au, Pt, Cu, and TiN.

13. The semiconductor device of claim 11 , further comprising an alloy layer disposed between the metal layer and the protective metal layer.

14. A semiconductor device, comprising:

a channel region disposed over a first region of a semiconductor substrate,

wherein the channel region comprises one or more metal dichalcogenide monolayers;

source/drain regions disposed over second regions of the semiconductor substrate,

wherein the second regions of the semiconductor substrate are on opposing sides of the first region of the semiconductor substrate, and

wherein the source/drain regions comprise one or more metal chalcogenide monolayers, wherein each of the metal chalcogenide monolayers comprises a first metal and a chalcogen selected from the group consisting of S, Se, Te, and combinations thereof; and

a metal layer including a second metal disposed over the source/drain regions,

wherein the metal layer is chemically bonded to the metal chalcogenide monolayers in the second regions.

15. The semiconductor device of claim 14 , wherein the second metal is one or more selected from the group consisting of Ni, Mo, In, Ti, W, Sc, Pd, Pt, Co, and Ru.

16. The semiconductor device of claim 14 , wherein the first metal is one or more selected from the group consisting of Mo, W, Pd, and Hf.

17. The semiconductor device of claim 14 , further comprising a protective metal layer disposed over the metal layer, wherein the protective metal layer has a lower reactivity than the metal layer.

18. The semiconductor device of claim 17 , wherein the protective metal layer comprises one or more selected from the group consisting of Au, Pt, Cu, and TiN.

19. The semiconductor device of claim 17 , further comprising an alloy layer disposed between the metal layer and the protective metal layer.

20. The semiconductor device of claim 14 , further comprising a gate electrode disposed over the channel region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2022
From: CHUU, CHIH-PIAO; LI, MING-YANG; LI, LAIN-JONG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 061543/0987 →
Continuity (2)
Division 16732205 · Dec 31, 2019
Related Publication 20220367207A1 · Nov 17, 2022
Cited By (1)
US 12,387,944