IP Library › Granted Patent US 12,003,612
Granted Patent B2
US 12,003,612 · App. 17/890,817 · Granted Jun 4, 2024

Transmitting clock reference over reverse channel in a bidirectional serial link

Inventor: Jerzy A. Teterwak (Colorado Springs, CO)
Assignee: Maxim Integrated Products, Inc.
H04L7/033H03L7/0807H03L7/087H04L7/0004
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,003,612
App. No.
17/890,817
Granted
Jun 4, 2024
Kind
B2
Abstract

A clock recovery circuit includes a clock detector configured to receive a serial data stream from a remote device over a reverse channel, wherein the serial data stream includes clock reference data, reverse channel data, or a combination of the clock reference data and the reverse channel data, and the clock detector configured to output a clock detect signal in response to detecting the clock reference data in the serial data stream; a phase lock loop including a first detector configured to receive the serial data stream and to detect phase and frequency; and a controller configured to receive the clock detect signal and to selectively enable the first detector based on the clock detect signal.

Claims (5)

1. A clock recovery circuit for a serializer/deserializer comprising:

a clock detector configured to receive a serial data stream from a remote device over a reverse channel, wherein the serial data stream includes clock reference data, and the clock detector configured to output a clock detect signal in response to detecting the clock reference data in the serial data stream;

a phase lock loop including a detector configured to receive the serial data stream and to operate as a phase/frequency detector, or a phase detector; and

a controller configured to receive the clock detect signal and to selectively enable the detector based on the clock detect signal.

2. The clock recovery circuit of claim 1 , wherein the phase lock loop further comprises a frequency divider configured to divide a clock signal and to output a divided clock signal to the detector.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2022
From: TETERWAK, JERZY A.
To: MAXIM INTEGRATED PRODUCTS, INC.
Reel/Frame 061232/0369 →
Continuity (2)
Provisional Application 63242887 · Sep 10, 2021
Related Publication 20230081578A1 · Mar 16, 2023
Cited By (1)
US 12,316,729