IP Library › Granted Patent US 12,543,445
Granted Patent B2
US 12,543,445 · App. 17/920,626 · Granted Feb 3, 2026

Display substrate

Inventors: Lei Zhao (Beijing, CN); Zhiqiang Jiao (Beijing, CN); Xiaohu Li (Beijing, CN); Xiaoyun Liu (Beijing, CN); Shuilang Dong (Beijing, CN); Guangcai Yuan (Beijing, CN); Lilei Zhang (Beijing, CN)
Assignee: Beijing BOE Technology Development Co., Ltd.
H10K59/122H10K50/19H10K59/1201H10K59/80517H10K71/60
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,543,445
App. No.
17/920,626
Granted
Feb 3, 2026
Kind
B2
Abstract

A display substrate is provided, the display substrate has a plurality of sub-pixels, and includes a driving circuit substrate, a plurality of first electrodes, a pixel definition layer and a light-emitting material layer. The driving circuit substrate includes a plurality of pixel driving circuits and a protective insulating layer, the protective insulating layer includes a plurality of first vias, and the plurality of first electrodes are respectively electrically connected to output terminals of the plurality of pixel driving circuits through the first vias. The pixel definition layer includes a plurality of sub-pixel openings and at least one partition structure. The light-emitting material layer is at least in the plurality of sub-pixel openings, the pixel definition layer includes a first pixel definition sub-layer and a second pixel definition sub-layer, and a width of the second pixel definition sub-layer is greater than a width of the first pixel defining sub-layer.

Claims (53)

1 . A display substrate, having a plurality of sub-pixels arranged in an array, and comprising:

a driving circuit substrate, comprising a plurality of pixel driving circuits for the plurality of sub-pixels and a protective insulating layer covering the plurality of pixel driving circuits, wherein the protective insulating layer comprises a plurality of first vias exposing output terminals of the plurality of pixel driving circuits;

a plurality of first electrodes, on the driving circuit substrate and respectively electrically connected to the output terminals of the plurality of pixel driving circuits through the plurality of first vias;

a pixel definition layer, at least on a side of the plurality of first electrodes away from the driving circuit substrate, and comprising a plurality of sub-pixel openings respectively exposing the plurality of first electrodes and comprising at least one partition structure on the pixel definition layer; and

a light-emitting material layer, on a side of the pixel definition layer away from the driving circuit substrate and at least in the plurality of sub-pixel openings, wherein the pixel definition layer comprises a first pixel definition sub-layer and a second pixel definition sub-layer, the second pixel definition sub-layer is on a side of the first pixel definition sub-layer away from the driving circuit substrate, and a width of the second pixel definition sub-layer is greater than a width of the first pixel definition sub-layer;

a sidewall of each of the at least one partition structure comprises a first notch; at a position of the at least one partition structure, the first pixel definition sub-layer is inwardly shrunk relative to the second pixel definition sub-layer to form the first notch;

the width of the second pixel definition sub-layer is smaller than a width between adjacent first electrodes.

2 . A display substrate, having a plurality of sub-pixels arranged in an array, and comprising:

a driving circuit substrate, comprising a plurality of pixel driving circuits for the plurality of sub-pixels and a protective insulating layer covering the plurality of pixe driving circuits, wherein the protective insulating layer comprises a plurality of first vias exposing output terminals of the plurality of pixel driving circuits;

a plurality of first electrodes, on the driving circuit substrate and respectively electrically connected to the output terminals of the plurality of pixel driving circuits through the plurality of first vias;

a pixel definition layer, at least on a side of the plurality of first electrodes away from the driving circuit substrate, and comprising a plurality of sub-pixel openings respectively exposing the plurality of first electrodes and comprising at least one partition structure on the pixel definition layer; and

a light-emitting material layer, on a side of the pixel definition layer away from the driving circuit substrate and at least in the plurality of sub-pixel openings, wherein the pixel definition layer comprises a first pixel definition sub-layer and a second pixel definition sub-layer, the second pixel definition sub-layer is on a side of the first pixel definition sub-layer away from the driving circuit substrate, and a width of the second pixel definition sub-layer is greater than a width of the first pixel definition sub-layer:

a sidewall of each of the at least one partition structure comprises a first notch; at a position of the at least one partition structure, the first pixel definition sub-layer is inwardly shrunk relative to the second pixel definition sub-layer to form the first notch; the first pixel definition sub-layer comprises an inorganic insulating material, and the second pixel definition sub-layer comprises an inorganic insulating material or a metal oxide material;

a thickness of the first pixel definition sub-layer is greater than a thickness of the second pixel definition sub-layer.

3 . A display substrate, having a plurality of sub-pixels arranged in an array, and comprising:

a driving circuit substrate, comprising a plurality of pixel driving circuits for the plurality of sub-pixels and a protective insulating layer covering the plurality of pixel driving circuits, wherein the protective insulating layer comprises a plurality of first vias exposing output terminals of the plurality of pixel driving circuits;

a plurality of first electrodes, on the driving circuit substrate and respectively electrically connected to the output terminals of the plurality of pixel driving circuits through the plurality of first vias;

a pixel definition layer, at least on a side of the plurality of first electrodes away from the driving circuit substrate, and comprising a plurality of sub-pixel openings respectively exposing the plurality of first electrodes and comprising at least one partition structure on the pixel definition layer; and

a light-emitting material layer, on a side of the pixel definition layer away from the driving circuit substrate and at least in the plurality of sub-pixel openings, wherein the pixel definition layer comprises a first pixel definition sub-layer and a second pixel definition sub-layer, the second pixel definition sub-layer is on a side of the first pixel definition sub-layer away from the driving circuit substrate, and a width of the second pixel definition sub-layer is greater than a width of the first pixel definition sub-layer;

a sidewall of each of the at least one partition structure comprises a first notch; at a position of the at least one partition structure, the first pixel definition sub-layer is inwardly shrunk relative to the second pixel definition sub-layer to form the first notch; wherein the at least one partition structure comprises a plurality of first partition structures, the plurality of first partition structures respectively surround the plurality of sub-pixel openings, and first notches of the plurality of first partition structures respectively face the plurality of sub-pixel openings.

4 . The display substrate according to claim 1 , wherein a distance between a surface of the first pixel definition sub-layer close to the driving circuit substrate and the driving circuit substrate is greater than a distance between surfaces of the plurality of first electrodes away from the driving circuit substrate and the driving circuit substrate.

5 . The display substrate according to claim 3 , wherein the at least one partition structure further comprises a plurality of second partition structures, and the plurality of second partition structures are respectively arranged between two adjacent first partition structures in the plurality of first partition structures;

a distance between the plurality of first partition structures and the driving circuit substrate is equal to a distance between the plurality of second partition structures and the driving circuit substrate; or

the distance between the plurality of first partition structures and the driving circuit substrate is greater than the distance between the plurality of second partition structures and the driving circuit substrate.

6 . The display substrate according to claim 5 , wherein the second pixel definition sub-layer has a first slope angle at sidewalls of the plurality of first partition structures, and the first slope angle ranges from 30° to 75°; and

the second pixel definition sub-layer has a second slope angle at sidewalls of the plurality of second partition structures, and the second slope angle ranges from 30° to 80°;

a slope angle of the first pixel definition sub-layer at the sidewalls of the plurality of first partition structures is greater than a slope angle of the second pixel definition sub-layer at the sidewalls of the plurality of first partition structures.

7 . The display substrate according to claim 6 , wherein the light-emitting material layer is disconnected at the first notch, the light-emitting material layer comprises a first portion for emitting light and a second portion not used for emitting light, the light-emitting material layer is disconnected at a position of the second portion, and a slope angle of the first portion is larger than a slope angle of the second portion at a disconnected position.

8 . The display substrate according to claim 1 , wherein a depth of the first notch in a direction parallel to a surface of the base substrate is greater than a thickness of the first pixel definition sub-layer and a thickness of the second pixel definition sub-layer in a direction perpendicular to the surface of the base substrate.

9 . The display substrate according to claim 7 , wherein the light-emitting material layer further comprises a third slope portion away from the disconnected position, and a slope angle of the third slope portion is smaller than a slope angle of the first portion close to the disconnected position and is smaller than a slope angle of the second portion close to the disconnected position.

10 . The display substrate according to claim 9 , wherein the pixel definition layer comprises a fourth slope portion at a position corresponding to the third slope portion, and a slope angle of the fourth slope portion is greater than the slope angle of the third slope portion;

the slope angle of the fourth slope portion is smaller than the slope angle of the first portion close to the disconnected position;

the slope angle of the fourth slope portion is smaller than the slope angle of the second portion close to the disconnected position.

11 . The display substrate according to claim 5 , further comprising a first auxiliary electrode layer on a side of the first pixel definition sub-layer close to the driving circuit substrate and exposed by the plurality of second partition structures;

the first pixel definition sub-layer covers an edge of the first auxiliary electrode layer.

12 . The display substrate according to claim 1 , wherein the at least one partition structure comprises a plurality of second partition structures, and the plurality of second partition structures are respectively arranged between the plurality of first electrodes;

a distance between a surface of the first pixel definition sub-layer away from the driving circuit substrate and the driving circuit substrate is smaller than a distance between surfaces of the plurality of first electrodes away from the driving circuit substrate and the driving circuit substrate.

13 . The display substrate according to claim 12 , wherein a sidewall of each of the plurality of second partition structures further comprises a second notch, and the second notch is on a side of the first notch away from the driving circuit substrate.

14 . The display substrate according to claim 13 , wherein the pixel definition layer further comprises a third pixel definition sub-layer and a fourth pixel definition sub-layer that are stacked, the third pixel definition sub-layer is on a side of the second pixel definition sub-layer away from the driving circuit substrate, and the fourth pixel definition sub-layer is on a side of the third pixel definition sub-layer away from the driving circuit substrate; and

the third pixel definition sub-layer is inwardly shrunk relative to the fourth pixel definition sub-layer at positions of the plurality of second partition structures, so as to form the second notch.

15 . The display substrate according to claim 14 , further comprising:

a first auxiliary electrode layer on a side of the first pixel definition sub-layer close to the driving circuit substrate and exposed by the plurality of second partition structures; and/or

a second auxiliary electrode layer on a side of the second pixel definition sub-layer away from the driving circuit substrate; and/or

a third auxiliary electrode layer on a side of the fourth pixel definition sub-layer away from the driving circuit substrate.

16 . The display substrate according to claim 14 , wherein the second pixel definition sub-layer is disconnected by a first distance at a position of the first notch, and the fourth pixel definition sub-layer is disconnected by a second distance at a position of the second notch; and

the second distance is greater than the first distance by 100 nm-500 nm.

17 . The display substrate according to claim 9 , further comprising:

a second electrode layer, on a side of the light-emitting material layer away from the driving circuit substrate and at least in the plurality of sub-pixel openings,

wherein the second electrode layer is continuously arranged;

the second electrode layer comprises a fifth slope portion and a sixth slope portion respectively at the disconnected position corresponding to the first portion and a position of the third slope portion, a slope angle of the fifth slope portion is smaller than a slope angle of the first portion at the disconnected position, and a slope angle of the sixth slope portion is smaller than a slope angle of the third slope portion.

18 . The display substrate according to claim 17 , further comprising:

a light-extraction layer, on a side of the second electrode layer away from the driving circuit substrate,

wherein a refractive index of the light-extraction layer ranges from 1.3 to 1.7.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 72880 FRAME: 816. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST. Recorded Nov 17, 2025
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 073593/0910 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2025
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 072880/0816 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2022
From: ZHAO, LEI; JIAO, ZHIQIANG; LI, XIAOHU; LIU, XIAOYUN; DONG, SHUILANG; YUAN, GUANGCAI; ZHANG, LILEI
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 061500/0681 →
Continuity (1)
Related Publication 20240215318A1 · Jun 27, 2024
References Cited (74)
US 8729539B2 · Kakinuma et al. · 2014 [cited by applicant]
US 8754414B2 · Moon et al. · 2014 [cited by applicant]
US 8866160B2 · Nishiyama · 2014 [cited by applicant]
US 10330993B2 · Toyotaka · 2019 [cited by applicant]
US 10811491B2 · Fan · 2020 [cited by applicant]
US 10826027B2 · Hu · 2020 [cited by examiner]
US 10971551B2 · Wang · 2021 [cited by applicant]
US 11121197B2 · Huang et al. · 2021 [cited by applicant]
US 12185590B2 · Kinjo · 2024 [cited by applicant]
US 20030132703A1 · Sakaguchi · 2003 [cited by applicant]
US 20100252857A1 · Nakatani et al. · 2010 [cited by applicant]
US 20110291086A1 · Nishiyama · 2011 [cited by examiner]
US 20140027731A1 · Kim · 2014 [cited by examiner]
US 20140042400A1 · Kim et al. · 2014 [cited by applicant]
US 20140353595A1 · Choi · 2014 [cited by examiner]
US 20150144906A1 · Ichikawa · 2015 [cited by applicant]
US 20160049613A1 · Kang et al. · 2016 [cited by applicant]
US 20160079325A1 · Lee et al. · 2016 [cited by applicant]
US 20160293888A1 · Shim et al. · 2016 [cited by applicant]
US 20170133620A1 · Lee et al. · 2017 [cited by applicant]
US 20170170243A1 · An et al. · 2017 [cited by applicant]
US 20190097161A1 · Im et al. · 2019 [cited by applicant]
US 20190131365A1 · Jung · 2019 [cited by applicant]
US 20190172898A1 · Choi · 2019 [cited by applicant]
US 20190181199A1 · Choi et al. · 2019 [cited by applicant]
US 20190229152A1 · Wang · 2019 [cited by applicant]
US 20190386090A1 · Chen et al. · 2019 [cited by applicant]
US 20200203469A1 · Li et al. · 2020 [cited by applicant]
US 20210202686A1 · Jeon et al. · 2021 [cited by applicant]
US 20220085330A1 · Yan et al. · 2022 [cited by applicant]
US 20220115469A1 · Huang et al. · 2022 [cited by applicant]
US 20220384531A1 · Xu et al. · 2022 [cited by applicant]
US 20220392968A1 · Liu et al. · 2022 [cited by applicant]
US 20220393132A1 · Nishikawa · 2022 [cited by examiner]
US 20240047471A1 · Huang et al. · 2024 [cited by applicant]
CN 102272970A · 2011 [cited by applicant]
CN 102916031A · 2013 [cited by applicant]
CN 103311268A · 2013 [cited by applicant]
CN 107170788A · 2017 [cited by applicant]
CN 107425131A · 2017 [cited by applicant]
CN 108242459A · 2018 [cited by applicant]
CN 109103217A · 2018 [cited by applicant]
CN 109346505A · 2019 [cited by applicant]
CN 109599502A · 2019 [cited by applicant]
CN 110299469A · 2019 [cited by applicant]
CN 110416279A · 2019 [cited by applicant]
CN 110416434A · 2019 [cited by applicant]
CN 110993806A · 2020 [cited by applicant]
CN 111668380A · 2020 [cited by applicant]
CN 111722761A · 2020 [cited by applicant]
CN 113066834A · 2021 [cited by applicant]
CN 113130598A1 · 2021 [cited by applicant]
CN 113410268A · 2021 [cited by applicant]
CN 113659098A · 2021 [cited by applicant]
CN 214672621U · 2021 [cited by applicant]
CN 114361222A · 2022 [cited by applicant]
JP 2001060494A · 2001 [cited by applicant]
JP 2008039843A · 2008 [cited by applicant]
KR 1020060091665A · 2006 [cited by applicant]
KR 1020080061918A · 2008 [cited by applicant]
KR 1020080080974A · 2008 [cited by applicant]
KR 1020200034158A · 2020 [cited by applicant]
KR 1020200082491A · 2020 [cited by applicant]
WO 2021085176A1 · 2021 [cited by applicant]
WO 2021139660A1 · 2021 [cited by applicant]
WO 2021212333A1 · 2021 [cited by applicant]
International Search Report of PCT/CN2021/133886 in Chinese mailed May 9, 2022 in Chinese. [cited by applicant]
Written Opinion of the International Searching Authority of PCT/CN2021/133886 mailed May 9, 2022 in Chinese. [cited by applicant]
International Search Report of PCT/CN2021/133886 in Chinese mailed May 9, 2022 in English. [cited by applicant]
Extended European Search Report in European Application No. 21965268.2 dated Jul. 5, 2024. [cited by applicant]
Written Opinion of the international Search Authority in PCT/CN2021/133886 mailed May 9, 2022 in English. [cited by applicant]
European Office Action in European Application No. 21965268.2 dated Aug. 25, 2025. [cited by applicant]
U.S. Non-Final Office Action in U.S. Appl. No. 18/026,365 dated Oct. 31, 2025. [cited by applicant]
U.S. Office Action in U.S. Appl. No. 18/257,593 dated Dec. 2, 2025. [cited by applicant]