IP Library Granted Patent US 12,293,096
Granted Patent B2
US 12,293,096 · App. 17/939,848 · Granted May 6, 2025

Memory system

Inventor: Kosuke Hatsuda (Tokyo, JP)
Assignee: Kioxia Corporation
G06F3/0632G06F3/0604G06F3/0658G06F3/0673G11C11/1659G11C11/1673G11C11/1675
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,293,096
App. No.
17/939,848
Granted
May 6, 2025
Kind
B2
Abstract

A memory system includes a non-volatile memory and a memory controller configured to receive a command including an access target in the non-volatile memory and setting information from an external device and configured to control a writing operation or a reading operation to the access target. The memory controller has a condition setting circuit. The condition setting circuit is capable of performing the writing operation or the reading operation under a plurality of different conditions. The memory controller performs the writing operation or the reading operation under one of the plurality of different conditions selected by the condition setting circuit in accordance with the setting information.

Claims (29)

1. A memory system comprising:

a non-volatile memory; and

a memory controller configured to receive a command including an access target in the non-volatile memory and setting information from a host computer, and to control a writing operation or a reading operation to the access target,

wherein:

the memory controller has a condition setting circuit,

the condition setting circuit is configured to determine a condition of the writing operation or the reading operation based on the setting information received from the host computer, and

the memory controller performs the writing operation or the reading operation based on the determined condition.

2. The memory system according to claim 1 , wherein the condition setting circuit is configured to supply different currents to the access target in accordance with the setting information in the writing operation or the reading operation.

3. The memory system according to claim 1 , wherein the condition setting circuit is configured to connect, to the access target, different voltage loads having different voltage magnitudes, different resistance loads having different resistance magnitudes, or different capacitance loads having different capacitance magnitudes, in accordance with the setting information.

4. The memory system according to claim 1 , further comprising a control circuit configured to control the writing operation or the reading operation,

wherein the condition setting circuit has a structure in which resistance elements having different resistances are connected in parallel between the control circuit and the non-volatile memory.

5. The memory system according to claim 1 , further comprising a control circuit configured to control the writing operation or the reading operation,

wherein the condition setting circuit has a structure in which capacitance elements having different capacitances are connected between the control circuit and the non-volatile memory.

6. The memory system according to claim 1 , wherein:

the setting information differs based on an address of the access target, and

the memory controller is configured to perform the writing operation or the reading operation under different conditions in accordance with the address based on the setting information.

7. The memory system according to claim 1 , wherein an area in which the writing operation is performed under a same condition based on the setting information is different from an area in which the reading operation is performed under a same condition based on the setting information.

8. The memory system according to claim 1 , wherein:

the setting information differs according to temperature, and

the memory controller is configured to perform the writing operation or the reading operation under different conditions based on the setting information.

9. The memory system according to claim 1 , wherein;

the setting information differs according to time, and

the memory controller is configured to perform the writing operation or the reading operation under different conditions based on the setting information.

10. The memory system according to claim 1 , wherein:

the setting information differs according to a number of the writing operation or the reading operation to the access target, and

the memory controller is configured to perform the writing operation or the reading operation under different conditions based on the setting information.

11. The memory system according to claim 1 , wherein:

the setting information differs according to a characteristic of a memory cell corresponding to the access target, and

the memory controller is configured to perform the writing operation or the reading operation under different conditions based on the setting information.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2023
From: HATSUDA, KOSUKE
To: KIOXIA CORPORATION
Reel/Frame 064382/0763 →
Priority Claims (1)
JP 2022-043060 · Mar 17, 2022 · national
Continuity (1)
Related Publication 20230297258A1 · Sep 21, 2023
References Cited (22)
US 7688614B2 · Morimoto · 2010 [cited by applicant]
US 8064262B2 · Yamashita · 2011 [cited by examiner]
US 8717840B2 · Higashi et al. · 2014 [cited by applicant]
US 9530513B1 · Pan · 2016 [cited by examiner]
US 10529433B1 · Liikanen · 2020 [cited by examiner]
US 10642510B2 · Sharon · 2020 [cited by examiner]
US 11107539B2 · Sakumura · 2021 [cited by examiner]
US 11854623B2 · Yu · 2023 [cited by examiner]
US 20060092689A1 · Braun et al. · 2006 [cited by applicant]
US 20080098165A1 · Shinozaki et al. · 2008 [cited by applicant]
US 20140082259A1 · Yeh · 2014 [cited by applicant]
US 20160099052A1 · Lee · 2016 [cited by examiner]
US 20170270994A1 · Glancy · 2017 [cited by examiner]
US 20190392907A1 · Her · 2019 [cited by examiner]
US 20200402594A1 · Dak · 2020 [cited by examiner]
US 20210193231A1 · Luo · 2021 [cited by examiner]
US 20220075538A1 · Kawabe · 2022 [cited by examiner]
US 20230317152A1 · Kurosawa · 2023 [cited by examiner]
JP 4054347B2 · 2007 [cited by applicant]
JP 5624573B2 · 2014 [cited by applicant]
TW I467573B · 2015 [cited by applicant]
TW I483111B · 2015 [cited by applicant]