IP Library Granted Patent US 12,224,745
Granted Patent B2
US 12,224,745 · App. 17/944,061 · Granted Feb 11, 2025

Capacitance detection circuit and method, and electronic device

Inventors: Yuan Dai (Shenzhen, CN); Ruirui Zhang (Shenzhen, CN); Ke Chen (Shenzhen, CN); Jie Lai (Shenzhen, CN); Siyuan Liu (Shenzhen, CN); Zhengyou Zhang (Shenzhen, CN)
Assignee: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED
H03K17/9622B25J13/084G01R27/2605G06F3/0418G06F3/0446H03K2217/96074
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,224,745
App. No.
17/944,061
Granted
Feb 11, 2025
Kind
B2
Abstract

This application provides a capacitance detection circuit for detecting capacitance of a capacitor element within a capacitor array. The circuit includes a capacitance detection module for detecting a first capacitance of a first capacitor set, a second capacitance of a second capacitor set, and a third capacitance of the third capacitor set, the first capacitor set comprising the capacitor element and a row capacitor element in the same row of the capacitor array as the capacitor element, the second capacitor set comprising the capacitor element and a column capacitor element in the same column of the capacitor array as the capacitor element, the third capacitor set comprising the row capacitor element and the column capacitor element; and a processing module, configured to obtain the capacitance of the capacitor element according to the first capacitance, the second capacitance and the third capacitance.

Claims (50)

1. A circuit for detecting capacitance of a capacitor element within a capacitor array, the circuit comprising:

a capacitance detection module, configured to detect a first capacitance of a first capacitor set, a second capacitance of a second capacitor set, and a third capacitance of a third capacitor set, the first capacitor set comprising the capacitor element and a row capacitor element in a same row of the capacitor array as the capacitor element, the second capacitor set comprising the capacitor element and a column capacitor element in a same column of the capacitor array as the capacitor element, the third capacitor set comprising the row capacitor element and the column capacitor element; and

a processing module, configured to obtain the capacitance of the capacitor element according to the first capacitance, the second capacitance and the third capacitance by:

determining the capacitance of the capacitor element by the formula:

C t =(C 1 +C 2 −C 3 )/2,

wherein C t is the capacitance of the capacitor element, C 1 is the first capacitance, C 2 is the second capacitance, and C 3 is the third capacitance.

2. The circuit according to claim 1 , further comprising a switching module, wherein the switching module is configured to connect the capacitance detection module to the first capacitor set, the second capacitor set and the third capacitor set, respectively.

3. The circuit according to claim 2 , wherein the switching module comprises a first switch and a second switch, and both the first switch and the second switch each comprise a first contact, a second contact, and a third contact, wherein the first contact of the first switch and the first contact of the second switch are both connected to the capacitance detection module; the second contact of the first switch and the second contact of the second switch are both grounded; the third contact of the first switch is connected to a first terminal of the capacitor element, and grounded through the row capacitor element; and the third contact of the second switch is connected to a second terminal of the capacitor element, and grounded through the column capacitor element.

4. The circuit according to claim 3 , wherein the processing module is configured to control the connection of the contacts in the first switch and the second switch to form three connection states, wherein

in a first connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the capacitor element and the row capacitor element, and the other terminal of the capacitor element and the row capacitor element is grounded; and both terminals of the column capacitor element are grounded;

in a second connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the capacitor element and the column capacitor element, and the other terminal of the capacitor element and the column capacitor element is grounded; and both terminals of the row capacitor element are grounded; and

in a third connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the row capacitor element and the column capacitor element, and the other terminal of the capacitor row element and the column capacitor element is grounded; and both terminals of the capacitor element are connected to the capacitance detection module.

5. The circuit according to claim 1 , further comprising: a switch module, wherein the capacitance detection module is configured to be connected to the capacitor array through the switch module; and

the processing module is connected to the switch module, and configured to determine the capacitor element, and control the switch module to connect the capacitance detection module to the capacitor element.

6. The circuit according to claim 5 , wherein the switch module comprises a plurality of row switches and a plurality of column switches, wherein each of the capacitor elements corresponds to one of the column switches and one of the row switches, and the processing module is configured to

determine a target row switch and a target column switch corresponding to the capacitor element; and

connect the target row switch and the target column switch to the capacitance detection module, ground other row switches than the target row switch in the plurality of row switches, and ground other column switches than the target column switch in the plurality of column switches.

7. The circuit according to claim 6 , wherein each of the row switches and each of the column switches comprise a first connection terminal, wherein the first terminal of each of the capacitor elements is connected to the first connection terminal of one of the column switches, and the second terminal of each of the capacitor elements is connected to the first connection terminal of one of the row switches; and the processing module is further configured to

connect the first connection terminal of the target row switch and the first connection terminal of the target column switch to the capacitance detection module, ground the first connection terminals of other row switches than the target row switch in the plurality of row switches, and ground the first connection terminals of other column switches than the target column switch in the plurality of column switches.

8. The circuit according to claim 7 , wherein each of the row switches and each of the column switches further comprises a second connection terminal and a third connection terminal, wherein the second connection terminals of each of the row switches and each of the column switches are grounded, and the third connection terminals of each of the row switches and each of the column switches are connected to the capacitance detection module; and the processing module is further configured to:

connect the first connection terminal to the third connection terminal of the target column switch, and disconnect the first connection terminal from the second connection terminal;

connect the first connection terminal to the third connection terminal of the target row switch, and disconnect the first connection terminal from the second connection terminal;

connect the first connection terminals to the second connection terminals of other row switches than the target row switch in the plurality of row switches, and disconnect the first connection terminals from the third connection terminal; and

connect the first connection terminals to the second connection terminals of other column switches than the target column switch in the plurality of column switches, and disconnect the first connection terminals from the third connection terminal.

9. The circuit according to claim 1 , wherein the processing module is further configured to determine a capacitor element following the capacitor element as a newly capacitor element according to a preset detection sequence, and inform the capacitance detection module of the capacitor element; and

the capacitance detection module is further configured to implement the operation of detecting the first capacitance, the second capacitance and the third capacitance and subsequent operations on the newly capacitor element, until all capacitor elements that require the detection of capacitance are detected according to the preset detection sequence.

10. An electronic device, comprising the capacitance detection circuit according to claim 1 , the electronic device being provided with an electronic skin including the capacitor array on a surface.

11. The electronic device according to claim 10 , wherein the electronic device is an intelligent robot, and the intelligent robot further comprises a main control module, wherein

the main control module is configured to acquire the capacitance of at least one capacitor element in the capacitor array detected by the capacitance detection circuit, and control the intelligent robot to perform a predetermined action according to the capacitance.

12. The electronic device according to claim 10 , wherein the capacitance detection circuit further comprises a switching module, wherein the switching module is configured to connect the capacitance detection module to the first capacitor set, the second capacitor set and the third capacitor set, respectively.

13. The electronic device according to claim 12 , wherein the switching module comprises a first switch and a second switch, and both the first switch and the second switch each comprise a first contact, a second contact, and a third contact, wherein the first contact of the first switch and the first contact of the second switch are both connected to the capacitance detection module; the second contact of the first switch and the second contact of the second switch are both grounded; the third contact of the first switch is connected to a first terminal of the capacitor element, and grounded through the row capacitor element; and the third contact of the second switch is connected to a second terminal of the capacitor element, and grounded through the column capacitor element.

14. The electronic device according to claim 13 , wherein the processing module is configured to control the connection of the contacts in the first switch and the second switch to form three connection states, wherein

in a first connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the capacitor element and the row capacitor element, and the other terminal of the capacitor element and the row capacitor element is grounded; and both terminals of the column capacitor element are grounded;

in a second connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the capacitor element and the column capacitor element, and the other terminal of the capacitor element and the column capacitor element is grounded; and both terminals of the row capacitor element are grounded; and

in a third connection state of the three connection states, the capacitance detection module is respectively connected to one terminal of the row capacitor element and the column capacitor element, and the other terminal of the capacitor row element and the column capacitor element is grounded; and both terminals of the capacitor element are connected to the capacitance detection module.

15. The electronic device according to claim 10 , wherein the capacitance detection circuit further comprises: a switch module, wherein the capacitance detection module is configured to be connected to the capacitor array through the switch module; and

the processing module is connected to the switch module, and configured to determine the capacitor element, and control the switch module to connect the capacitance detection module to the capacitor element.

16. The electronic device according to claim 15 , wherein the switch module comprises a plurality of row switches and a plurality of column switches, wherein each of the capacitor elements corresponds to one of the column switches and one of the row switches, and the processing module is configured to

determine a target row switch and a target column switch corresponding to the capacitor element; and

connect the target row switch and the target column switch to the capacitance detection module, ground other row switches than the target row switch in the plurality of row switches, and ground other column switches than the target column switch in the plurality of column switches.

17. The electronic device according to claim 10 , wherein the processing module is further configured to determine a capacitor element following the capacitor element as a newly capacitor element according to a preset detection sequence, and inform the capacitance detection module of the capacitor element; and

the capacitance detection module is further configured to implement the operation of detecting the first capacitance, the second capacitance and the third capacitance and subsequent operations on the newly capacitor element, until all capacitor elements that require the detection of capacitance are detected according to the preset detection sequence.

18. A method for detecting capacitance of a capacitor element within a capacitor array, the method comprising:

detecting a first capacitance of a first capacitor set, a second capacitance of a second capacitor set, and a third capacitance of the third capacitor set, the first capacitor set comprising the capacitor element and a row capacitor element in a same row of the capacitor array as the capacitor element, the second capacitor set comprising the capacitor element and a column capacitor element in a same column of the capacitor array as the capacitor element, the third capacitor set comprising the row capacitor element and the column capacitor element; and

obtaining the capacitance of the capacitor element according to the first capacitance, the second capacitance and the third capacitance by:

determining the capacitance of the capacitor element by the formula:

C t =(C 1 +C 2 -C 3 )/2.

wherein C t is the capacitance of the capacitor element, C 1 is the first capacitance, C 2 is the second capacitance, and C 3 is the third capacitance.

19. The method according to claim 18 , wherein the obtaining the capacitance of the capacitor element according to the first capacitance, the second capacitance and the third capacitance further comprises:

determining a capacitor element following the capacitor element as a newly capacitor element according to a preset detection sequence, and implementing the operation of detecting the first capacitance, the second capacitance and the third capacitance and subsequent operations again, until all capacitor elements that require the detection of capacitance are detected according to the preset detection sequence.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2022
From: DAI, YUAN; ZHANG, RUIRUI; CHEN, KE; LAI, JIE; LIU, SIYUAN; ZHANG, ZHENGYOU
To: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED
Reel/Frame 061343/0805 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2022
From: LAI, JIE; CHEN, KE; ZHANG, RUIRUI; LIU, SIYUAN; DAI, YUAN; ZHANG, ZHENGYOU
To: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED
Reel/Frame 061320/0168 →
Priority Claims (1)
CN 202010706241.3 · Jul 21, 2020 · national
Continuity (2)
Continuation PCTCN2021103066 · Jun 29, 2021
Related Publication 20230019197A1 · Jan 19, 2023
References Cited (35)
US 6066871A · Ema · 2000 [cited by examiner]
US 7075316B2 · Umeda · 2006 [cited by examiner]
US 7084645B1 · Umeda · 2006 [cited by examiner]
US 7923817B2 · Chen · 2011 [cited by examiner]
US 9501180B2 · Hung · 2016 [cited by examiner]
US 10436733B2 · Meyer · 2019 [cited by applicant]
US 10949032B2 · Jiang · 2021 [cited by examiner]
US 10990230B2 · Jiang · 2021 [cited by examiner]
US 11206019B2 · Jiang · 2021 [cited by examiner]
US 11293961B2 · Kurachi · 2022 [cited by examiner]
US 11346873B2 · Kurachi · 2022 [cited by examiner]
US 20050141263A1 · Umeda · 2005 [cited by examiner]
US 20080099879A1 · Chen · 2008 [cited by examiner]
US 20090201242A1 · Govil · 2009 [cited by applicant]
US 20130009905A1 · Castillo · 2013 [cited by examiner]
US 20140327650A1 · Lin · 2014 [cited by examiner]
US 20150049043A1 · Yousefpor · 2015 [cited by examiner]
US 20150049044A1 · Yousefpor · 2015 [cited by examiner]
US 20150091859A1 · Rosenberg · 2015 [cited by examiner]
US 20160334933A1 · Ono · 2016 [cited by examiner]
US 20170261459A1 · Meyer · 2017 [cited by examiner]
US 20210033655A1 · Jiang · 2021 [cited by examiner]
US 20210034179A1 · Fan · 2021 [cited by examiner]
US 20210396605A1 · Vardoulis · 2021 [cited by examiner]
CN 104881186A · 2015 [cited by applicant]
CN 105743483A · 2016 [cited by applicant]
CN 107179852A · 2017 [cited by applicant]
CN 110262704A · 2019 [cited by applicant]
CN 111504521A · 2020 [cited by applicant]
JP 2015207078A · 2015 [cited by applicant]
Tencent Technology, European Office Action, EP Patent Application No. 21847272.8, Jun. 26, 2024, 9 pgs. [cited by applicant]
Tencent Technology, ISR, PCT/CN2021/103066, Sep. 22, 2022, 2 pgs. [cited by applicant]
Tencent Technology, Extended European Search Report and Supplementary Search Report, EP21847272.8, Aug. 25, 2023, 9 Pgs. [cited by applicant]
Tencent Technology, WO, PCT/CN2021/103066, Sep. 22, 2021, 7 pgs. [cited by applicant]
Tencent Technology, IPRP, PCT/CN2021/103066, Jan. 24, 2023, 8 pgs. [cited by applicant]