IP Library Granted Patent US 12,717,992
Granted Patent B2
US 12,717,992 · App. 17/956,555 · Granted Aug 25, 2026

Method and apparatus to enable CPU host-unaware dynamic FPGA reconfiguration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,717,992
App. No.
17/956,555
Granted
Aug 25, 2026
Kind
B2
Assignments (3)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2024
From: INTEL CORPORATION
To: ALTERA CORPORATION
Reel/Frame 066353/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2023
From: PAL, RAHUL; GUPTA, ASHISH; WALLICHS, GARY; RAVIPALLI, SREEDHAR
To: INTEL CORPORATION
Reel/Frame 065510/0968 →
Continuity (1)
Related Publication 20230027807A1 · Jan 26, 2023
References Cited (6)
US 10164639B1 · Roberts · 2018 [cited by examiner]
US 10447273B1 · Roberts · 2019 [cited by examiner]
US 20160380635A1 · Roberts · 2016 [cited by examiner]
US 20190146829A1 · Cheng · 2019 [cited by examiner]
US 20210119632A1 · Zhu · 2021 [cited by examiner]
US 20220113756A1 · Maheshwari · 2022 [cited by examiner]