IP Library › Granted Patent US 12,457,731
Granted Patent B2
US 12,457,731 · App. 17/963,555 · Granted Oct 28, 2025

Bottom contact formation for 4F

Inventors: Sipeng Gu (Clifton Park, NY); Qintao Zhang (Mt Kisco, NY); Kyu-Ha Shim (Andover, MA)
H10B12/056H10D30/024
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,457,731
App. No.
17/963,555
Granted
Oct 28, 2025
Kind
B2
Abstract

Disclosed herein are approaches for forming contacts in a 4F 2 vertical dynamic random-access memory device. One method includes providing a plurality of fins extending from a substrate, forming a spacer layer over the plurality of fins, and etching the substrate to expose a base portion of the plurality of fins. The method may include forming a doped layer along the base portion of the plurality of fins and along an upper surface of the substrate, and forming an oxide spacer over the doped layer.

Claims (47)

1. A method, comprising:

providing a plurality of fins extending from a substrate in a first direction;

forming a spacer layer over the plurality of fins;

etching the substrate to expose a base portion of the plurality of fins, wherein a thickness, in a second direction, of the base portion of the plurality of fins and an upper portion of the plurality of fins is the same, and wherein the second direction is perpendicular to the first direction;

forming a conformal doped layer along an upper surface of the substrate and along the base portion of the plurality of fins having the same thickness as the upper portion of the plurality fins, wherein the conformal doped layer defines a trench; and

forming an oxide spacer over the conformal doped layer, including within the trench.

2. The method of claim 1 , further comprising:

removing the spacer layer from over the plurality of fins;

forming a gate oxide layer over the plurality of fins; and

forming a gate material over the gate oxide layer.

3. The method of claim 2 , further comprising forming the gate oxide layer over the oxide spacer.

4. The method of claim 1 , further comprising forming a source in an upper portion of the plurality of fins and forming a drain in the conformal doped layer.

5. The method of claim 1 , wherein forming the spacer layer over the plurality of fins comprises:

forming an oxide layer over an outer surface of each of the plurality of fins; and

forming a nitride layer over the oxide layer.

6. The method of claim 1 , wherein forming the conformal doped layer comprises doping the base portion of the plurality of fins and the upper surface of the substrate using a plasma doping process.

7. The method of claim 1 , wherein etching the substrate to expose the base portion of the plurality of fins further comprises recessing the upper surface of the substrate.

8. A method of forming a dynamic random-access memory device, the method comprising:

providing a plurality of fins extending from a substrate in a first direction;

forming a spacer layer over the plurality of fins;

etching the substrate to expose a base portion of the plurality of fins, wherein a thickness, in a second direction, of the base portion of the plurality of fins and an upper portion of the plurality of fins is the same, and wherein the second direction is perpendicular to the first direction;

forming, using a plasma doping process, a conformal doped layer along an upper surface of the substrate and along the base portion of the plurality of fins having the same thickness as the upper portion of the plurality fins, wherein the conformal doped layer defines a trench; and

forming an oxide spacer over the conformal doped layer, including within the trench.

9. The method of claim 8 , further comprising:

removing the spacer layer from over the plurality of fins;

forming a gate oxide layer over the plurality of fins; and

forming a gate material over the gate oxide layer.

10. The method of claim 9 , further comprising forming the gate oxide layer over the oxide spacer.

11. The method of claim 8 , further comprising forming a source in an upper portion of the plurality of fins and forming a drain in the conformal doped layer.

12. The method of claim 8 , wherein forming the spacer layer over the plurality of fins comprises:

forming an oxide layer over an outer surface of each of the plurality of fins; and

forming a nitride layer over the oxide layer.

13. A method of forming a 4F 2 vertical dynamic random-access memory device, the method comprising:

providing a plurality of pillars extending from an upper surface of a substrate in a first direction;

forming a spacer layer over the plurality of pillars;

exposing a base portion of the plurality of pillars by etching the upper surface of the substrate, wherein a thickness, in a second direction, of the base portion of the plurality of fins and an upper portion of the plurality of fins is the same, and wherein the second direction is perpendicular to the first direction;

forming, using a plasma doping process, a conformal doped layer along an upper surface of the substrate and along the base portion of the plurality of fins having the same thickness as the upper portion of the plurality fins, wherein the conformal doped layer defines a trench; and

forming an oxide spacer over the conformal doped layer.

14. The method of claim 13 , further comprising:

removing the spacer layer from over the plurality of pillars;

forming a gate oxide layer over the plurality of pillars; and

forming a gate material over the gate oxide layer.

15. The method of claim 14 , further comprising forming the gate oxide layer over the oxide spacer.

16. The method of claim 13 , further comprising forming a source in an upper portion of the plurality of pillars and forming a drain in the conformal doped layer.

17. The method of claim 13 , wherein forming the spacer layer over the plurality of pillars comprises:

forming an oxide layer over an outer surface of each of the plurality of pillars; and

forming a nitride layer over the oxide layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2022
From: GU, SIPENG; ZHANG, QINTAO; SHIM, KYU-HA
To: APPLIED MATERIALS, INC.
Reel/Frame 061379/0307 →
Continuity (1)
Related Publication 20240121937A1 · Apr 11, 2024
References Cited (8)
US 5354381A · Sheng · 1994 [cited by applicant]
US 5711812A · Chapek et al. · 1998 [cited by applicant]
US 10106892B1 · Siddiqui · 2018 [cited by examiner]
US 20200013879A1 · Li · 2020 [cited by examiner]
US 20230013383A1 · Miao · 2023 [cited by examiner]
Qin, “Device Performance Improvement of PMOS Devices Fabricated by B2H6 PIII/PLAD Processing,” IEEE Transactions on Electron Devices, vol. 54, No. 9, Sep. 2007, pp. 2497-2502. [cited by applicant]
Chung et al., “Novel 4F2 Dram Cell with Vertical Pillar Transistor(VPT),” 978-1-4577-0708-7/11/, 2011 IIEE, pp. 211-214. [cited by applicant]
Cho et al., “Suppression of the Floating-Body Effect of Vertical-Cell DRAM With the Buried Body Engineering Method,” IEEE Transactions on Electron Devices, vol. 65, No. 8, Aug. 2018, pp. 3237-3242. [cited by applicant]