IP Library › Granted Patent US 12,626,041
Granted Patent B2
US 12,626,041 · App. 17/989,793 · Granted May 12, 2026

Method and system for using deep learning to improve design verification by optimizing code coverage, functional coverage, and bug detection

Inventors: William Alexander Hughes (San Jose, CA); Sandeep Srinivasan (Palo Alto, CA); Rohit Uday Suvarna (Jersey City, NJ)
Assignee: VERIFAI INC.
G06F30/3308G06F30/392G06F30/398G06N3/08G06N20/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,626,041
App. No.
17/989,793
Granted
May 12, 2026
Kind
B2
Abstract

Methods, systems, and devices for tuning a set of simulation parameters associated with a design verification environment are described that include: simulating a circuit design according to a set of simulation parameters; providing, to a machine learning network, an indication of functional coverage results associated with simulating the circuit design according to the set of simulation parameters; receiving an output in response to the machine learning network processing the functional coverage results; and simulating the circuit design based on a recommended set of simulation parameters, wherein simulating the circuit design based on the recommended set of simulation parameters includes generating a set of component signals associated with satisfying a target functional coverage statement. In some aspects, the output includes: the target functional coverage statement associated with the circuit design; and the recommended set of the simulation parameters.

Claims (54)

1 . A system comprising:

a processor; and

a memory storing instructions thereon that, when executed by the processor, cause the processor to:

simulate a circuit design according to a set of simulation parameters;

provide, to a machine learning network, an indication of functional coverage results associated with simulating the circuit design according to the set of simulation parameters;

receive an output in response to the machine learning network processing the functional coverage results, wherein the output comprises:

a target functional coverage statement associated with the circuit design; and

a recommended set of the simulation parameters; and

simulate the circuit design based on the recommended set of simulation parameters, wherein simulating the circuit design based on the recommended set of simulation parameters comprises generating a set of component signals associated with satisfying the target functional coverage statement.

2 . The system of claim 1 , wherein:

the set of simulation parameters are provided by the machine learning network; and

the instructions are further executable by the processor to provide training data to the machine learning network based on the functional coverage results, wherein providing the training data comprises providing positive reinforcement, negative reinforcement, or both with respect to the set of simulation parameters and the functional coverage results.

3 . The system of claim 1 , wherein the machine learning network comprises a reinforcement learning network.

4 . The system of claim 1 , wherein values of the set of simulation parameters are selected by the machine learning network as having a highest reward among candidate values of the set of simulation parameters.

5 . The system of claim 4 , wherein the candidate values are randomly selected by the machine learning network.

6 . The system of claim 1 , wherein processing the functional coverage results by the machine learning network comprises tracking the coverage results as a function of the set of simulation parameters.

7 . The system of claim 1 , wherein the set of simulation parameters comprise:

one or more input conditions associated with simulating the circuit design; and

one or more verification parameters associated with setting the one or more input conditions.

8 . The system of claim 1 , wherein the set of simulation parameters comprise one or more verification environment parameters.

9 . The system of claim 1 , wherein the set of simulation parameters comprise one or more design configuration parameters.

10 . The system of claim 1 , wherein:

the functional coverage results associated with simulating the circuit design according to the set of simulation parameters comprise an indication of a first quantity of functional coverage statements satisfied in response to the simulation; and

second functional coverage results associated with simulating the circuit design according to the recommended set of simulation parameters comprise an indication of a second quantity of the functional coverage statements satisfied in response to the simulation,

wherein the second quantity is larger than the first quantity.

11 . The system of claim 1 , wherein a result associated with simulating the circuit design based on the recommended set of simulation parameters comprises an increased probability of satisfying the target functional coverage statement.

12 . The system of claim 1 , wherein a result associated with simulating the circuit design based on the recommended set of simulation parameters comprises achieving a target frequency associated with satisfying the target set of functional coverage statements associated with the circuit design.

13 . The system of claim 12 , wherein the instructions are further executable by the processor to:

simulate the circuit design according to a plurality of configurations, wherein each configuration of the plurality of configurations comprises a respective set of simulation parameters; and

provide, to the machine learning network, training data generated in response to simulating the circuit design according to the plurality of configurations,

wherein the machine learning network identifies, in response to processing the training data, that a frequency associated with satisfying the target set of functional coverage statements is less than the target frequency.

14 . The system of claim 1 , wherein the instructions are further executable by the processor to:

provide, to the machine learning network, training data generated based on simulations of the circuit design according to a plurality of configurations, wherein each configuration of the plurality of configurations comprises a respective set of simulation parameters,

wherein the machine learning network learns candidate combinations of the simulation parameters in response to processing the training data, wherein each candidate combination is associated with satisfying a functional coverage statement associated with the circuit design.

15 . The system of claim 1 , wherein the target functional coverage statement corresponds to a target code depth associated with the circuit design.

16 . A system for tuning a set of simulation parameters associated with a design verification environment by:

simulating a circuit design according to a set of simulation parameters;

providing, to a machine learning network, an indication of functional coverage results associated with simulating the circuit design according to the set of simulation parameters;

receiving an output in response to the machine learning network processing the functional coverage results, wherein the output comprises:

a target functional coverage statement associated with the circuit design; and

a recommended set of the simulation parameters; and

simulating the circuit design based on the recommended set of simulation parameters, wherein simulating the circuit design based on the recommended set of simulation parameters comprises generating a set of component signals associated with satisfying the target functional coverage statement.

17 . The system of claim 16 , wherein:

the set of simulation parameters are provided by the machine learning network; and

the instructions are further executable by the processor to provide training data to the machine learning network based on the functional coverage results, wherein providing the training data comprises providing positive reinforcement, negative reinforcement, or both with respect to the set of simulation parameters and the functional coverage results.

18 . The system of claim 16 , wherein the machine learning network comprises a reinforcement learning network.

19 . The system of claim 16 , wherein values of the set of simulation parameters are selected by the machine learning network as having a highest reward among candidate values of the set of simulation parameters.

20 . A method comprising:

simulating a circuit design according to a set of simulation parameters;

providing, to a machine learning network, an indication of functional coverage results associated with simulating the circuit design according to the set of simulation parameters;

receiving an output in response to the machine learning network processing the functional coverage results, wherein the output comprises:

a target functional coverage statement associated with the circuit design; and

a recommended set of the simulation parameters; and

simulating the circuit design based on the recommended set of simulation parameters, wherein simulating the circuit design based on the recommended set of simulation parameters comprises generating a set of component signals associated with satisfying the target functional coverage statement.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 18, 2022
From: HUGHES, WILLIAM ALEXANDER; SRINIVASAN, SANDEEP; SUVARNA, ROHIT UDAY
To: VERIFAI INC.
Reel/Frame 061820/0497 →
Continuity (2)
Provisional Application 63280987 · Nov 18, 2021
Related Publication 20230153500A1 · May 18, 2023
References Cited (14)
US 6742166B2 · Foster · 2004 [cited by examiner]
US 9514036B1 · Dusanapudi · 2016 [cited by applicant]
US 11250191B1 · Bachchu · 2022 [cited by examiner]
US 11842130B1 · Khatun · 2023 [cited by examiner]
US 20120110087A1 · Culver · 2012 [cited by applicant]
US 20170177765A1 · Dusanapudi · 2017 [cited by applicant]
US 20200019664A1 · Dutta · 2020 [cited by applicant]
US 20200042434A1 · Albertson · 2020 [cited by applicant]
US 20210319158A1 · Bhattacharyya · 2021 [cited by examiner]
US 20220129613A1 · Jindal · 2022 [cited by applicant]
US 20220261654A1 · Wu · 2022 [cited by examiner]
Kuhn et al. “Practical Combinatorial Testing,” National Institute of Standards and Technology, Oct. 2010, Special Publication 800-142, 82 pages. [cited by applicant]
Sorin et al. “A Primer on Memory Consistency & Cache Coherence,” Morgan & Claypool, 2011, 214 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/989,805, dated Aug. 14, 2025, 10 pages. [cited by applicant]