IP Library › Granted Patent US 12,658,373
Granted Patent B2
US 12,658,373 · App. 18/065,188 · Granted Jun 16, 2026

Method for manufacturing an electrical device with an anodic porous oxide region delimited by planarizing a stack of materials

Inventors: Brigitte Soulier (Grenoble, FR); Frédéric Voiron (Barraux, FR); Julien El Sabahy (Grenoble, FR)
Assignee: MURATA MANUFACTURING CO., LTD.
H01G4/33C25D11/022C25D11/18H01G4/012H10D1/711
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,658,373
App. No.
18/065,188
Granted
Jun 16, 2026
Kind
B2
Abstract

A method for manufacturing an electrical device that includes: anodizing a portion of an anodizable metal layer so as to obtain an anodic porous oxide region and an anodizable metal region adjoining the anodic porous oxide region, the anodic porous oxide region being thicker than the anodizable metal region; depositing a layer of liner material on the anodic porous oxide region and on the anodizable metal region; depositing a layer of filler material on the layer of liner material to obtain a stacked structure having a top surface; planarizing the stacked structure from a top surface thereof until reaching the layer of the liner material, so as to expose a portion of liner material located above at least a portion of the anodic porous oxide region; and removing the exposed portion of liner material.

Claims (24)

1 . A method for manufacturing an electrical device, the method comprising:

providing an anodizable metal layer above a substrate;

anodizing a portion of the anodizable metal layer so as to obtain an anodic porous oxide region and an anodizable metal region adjoining the anodic porous oxide region, the anodizable metal region having a top surface and the anodic porous oxide region also having a top surface, the anodic porous oxide region being thicker than the anodizable metal region so that the top surface of the anodic porous oxide region is higher than the top surface of the anodizable metal region;

depositing a layer of liner material on the top surface of the anodic porous oxide region and on the top surface of the anodizable metal region;

depositing a layer of filler material on the layer of liner material, the layer of filler material having a thickness, above the anodizable metal region, that is greater than the height difference between the top surface of the anodic porous oxide region and the top surface of the anodizable metal region, the filler material being different from the liner material, to obtain a stacked structure having a top surface;

planarizing the stacked structure from a top surface thereof until reaching the layer of liner material, so as to expose a portion of the liner material located above at least a portion of the anodic porous oxide region, and so that the layer of filler material has a thickness, above the anodizable metal region, that is substantially equal to a height difference between the top surface of the anodic porous oxide region and a top surface of the liner material overlaying the anodizable metal region; and

removing the exposed portion of the liner material.

2 . The method of claim 1 , further comprising, prior to anodizing the portion of the anodizable metal layer, forming a hard mask on the top surface of the anodizable metal layer having an opening onto a portion of the anodizable metal layer to be anodized; and

removing the hard mask after the anodizing of the portion of the anodizable metal layer.

3 . The method of claim 1 , wherein the liner material has a thickness which is greater than two times an average pore width of pores of the anodic porous oxide.

4 . The method of claim 1 , wherein the removing of the portion of the liner material comprises a selective etching having a high selectivity between the liner material to be etched and the anodic porous oxide.

5 . The method of claim 1 , wherein the planarizing of the stacked structure comprises a using a chemical mechanical polishing configured to stop the planarizing when reaching the layer of the liner material.

6 . The method of claim 1 , further comprising depositing by spin-coating a layer of resist material having a thickness that is greater than a height difference between the top surface of the anodic porous oxide region and the top surface of the anodizable metal region, and wherein the planarizing of the stacked structure comprises a non-selective etching between the resist material and the filler material.

7 . The method of claim 1 , wherein the anodizable metal layer comprises aluminum.

8 . The method of claim 1 , wherein the anodic porous oxide region comprises substantially straight pores extending from the top surface of the anodic porous oxide region and wherein after the removing of the exposed portion of liner material, the pores are open onto the top surface of the portion of the anodic porous oxide region.

9 . The method of claim 8 , further comprising depositing a layered structure inside the pores of the portion of the anodic porous oxide region.

10 . The method of claim 9 , wherein the layered structure comprises a metal-insulator-metal stack so as to form a capacitor having electrodes extending inside the pores of the portion of the anodic porous oxide region.

11 . An electrical device comprising:

a substrate; and

above the substrate, a layer comprising an anodizable metal region adjoining an anodic porous oxide region, the anodizable metal region having a top surface and the anodic porous oxide region also having a top surface, the anodic porous oxide region being thicker than the anodizable metal region so that the top surface of the anodic porous oxide region is higher than the top surface of the anodizable metal region;

a stacked structure including a layer of liner material on the top surface of the anodizable metal region and partially above and on the top surface of the anodic porous oxide region so as to delimit an exposed portion of the anodic porous oxide region, and a layer of filler material above and on the layer of the liner material,

the layer of filler material having a thickness, above the anodizable metal region, that is substantially equal to a height difference between the top surface of the anodic porous oxide region and a top surface of the liner material overlaying the top surface of the anodizable metal region,

wherein the stacked structure includes an opening onto the exposed portion of the anodic porous oxide region, and the stacked structure is planarized around the opening.

12 . The electrical device of claim 11 , wherein the exposed portion of the anodic porous oxide region is surrounded by a peripheral portion of the anodic porous oxide region comprising pores that are sealed by the layer of the liner material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2023
From: SOULIER, BRIGITTE; VOIRON, FRÉDÉRIC
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 064691/0196 →
Priority Claims (1)
EP 21306755 · Dec 13, 2021 · regional
Continuity (2)
Related Publication 20230187143A1 · Jun 15, 2023
Related Publication 20230386751A2 · Nov 30, 2023
References Cited (10)
US 10497582B2 · Voiron et al. · 2019 [cited by applicant]
US 20150284868A1 · Silverman · 2015 [cited by examiner]
US 20160268144A1 · Voiron et al. · 2016 [cited by applicant]
US 20230071739A1 · Muratori · 2023 [cited by examiner]
EP 3556910A1 · 2019 [cited by applicant]
EP 3567645A1 · 2019 [cited by applicant]
WO 2015063420A1 · 2015 [cited by applicant]
WO WO2015098843A1 · 2015 [cited by examiner]
WO 2020162459A1 · 2020 [cited by applicant]
Banerjee, P. et al.; “Nanotubular metal-insulator-metal capacitor arrays for energy storage”; Nature Nanotechnology, vol. 4, May 2009, pp. 292-296. [cited by applicant]