IP Library › Granted Patent US 12,317,423
Granted Patent B2
US 12,317,423 · App. 18/089,609 · Granted May 27, 2025

Method of manufacturing a device substrate

Inventors: Chun-Yueh Hou (Hsinchu, TW); Hao-An Chuang (Hsinchu, TW)
Assignee: AUO Corporation
H05K3/10H05K1/0298H05K3/061H05K2201/09154
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,317,423
App. No.
18/089,609
Granted
May 27, 2025
Kind
B2
Abstract

A device substrate includes a circuit substrate and a side wiring structure. The circuit substrate includes a substrate and a front circuit structure on a front side of the substrate. The side wiring structure is electrically connected to the front circuit structure and extends from the front circuit structure to a back side of the circuit substrate. A cross-sectional structure of the side wiring structure includes a first portion, a second portion, and a third portion respectively located above a front side, a side surface, and the back side of the circuit substrate. The first, second, and third portions each include streaks. A ratio of a maximum thickness of the first portion to a maximum thickness of the second portion is A. A ratio of a maximum thickness of the third portion to the maximum thickness of the second portion is B. Each of A and B is 0.25-0.6.

Claims (22)

1. A manufacturing method of a device substrate, comprising:

providing a circuit substrate, the circuit substrate comprising a carrier and a front circuit structure located on a front side of the carrier; and

forming a side wiring structure electrically connected to the front circuit structure, wherein the side wiring structure extends from the front circuit structure to a back side of the circuit substrate, and a method of forming the side wiring structure comprises:

performing a first glancing angle deposition process above a front side and a side surface of the circuit substrate by applying a first target, wherein a first angle exists between a front side of the first target and the side surface of the circuit substrate during the first glancing angle deposition process; and

performing a second glancing angle deposition process above the back side and the side surface of the circuit substrate by applying a second target, wherein a second angle exists between a front side of the second target and the side surface of the circuit substrate during the second glancing angle deposition process, wherein a first conductive material layer is formed by performing the first glancing angle deposition process and the second glancing angle deposition process;

forming a mask layer on the first conductive material layer; and

performing an etching process by applying the mask layer as a mask to pattern the first conductive material layer; wherein:

a cross-sectional structure of the side wiring structure comprises a first portion located above the front side of the circuit substrate, a second portion located above the side surface of the circuit substrate, and a third portion located above the back side of the circuit substrate, wherein each of the first portion, the second portion, and the third portion comprises a plurality of streaks, a ratio of a maximum thickness of the first portion to a maximum thickness of the second portion is A, a ratio of a maximum thickness of the third portion to the maximum thickness of the second portion is B, and each of the ratio A and the ratio B is in a range of 0.25-0.6.

2. The manufacturing method according to claim 1 , wherein the circuit substrate further comprises a back circuit structure located on a back side of the carrier, and the side wiring structure extends from the front circuit structure to the back circuit structure.

3. The manufacturing method according to claim 1 , wherein the streaks of the first portion, the second portion, and the third portion of the side wiring structure at least extend in three different directions.

4. The manufacturing method according to claim 1 , wherein a method of forming the mask layer comprises a photography process, a screen printing process, or an inkjet printing process.

5. A manufacturing method of a device substrate, comprising:

providing a circuit substrate, the circuit substrate comprising a carrier and a front circuit structure located on a front side of the carrier; and

forming a side wiring structure electrically connected to the front circuit structure, wherein the side wiring structure extends from the front circuit structure to a back side of the circuit substrate, and a method of forming the side wiring structure comprises:

performing a first glancing angle deposition process above a front side and a side surface of the circuit substrate by applying a first target, wherein a first angle exists between a front side of the first target and the side surface of the circuit substrate during the first glancing angle deposition process;

performing a second glancing angle deposition process above the back side and the side surface of the circuit substrate by applying a second target, wherein a second angle exists between a front side of the second target and the side surface of the circuit substrate during the second glancing angle deposition process, wherein a first conductive material layer is formed by performing the first glancing angle deposition process and the second glancing angle deposition process;

performing a third glancing angle deposition process above the front side and the side surface of the circuit substrate by applying a third target, wherein a third angle exists between a front side of the third target and the side surface of the circuit substrate during the third glancing angle deposition process;

performing a fourth glancing angle deposition process above the back side and the side surface of the circuit substrate by applying a fourth target, wherein a fourth angle exists between a front side of the fourth target and the side surface of the circuit substrate during the fourth glancing angle deposition process, and a second conductive material layer is formed on the first conductive material layer by performing the third glancing angle deposition process and the fourth glancing angle deposition process;

forming a mask layer on the second conductive material layer; and

performing an etching process by applying the mask layer as a mask to pattern the first conductive material layer and the second conductive material layer, wherein:

a cross-sectional structure of the side wiring structure comprises a first portion located above the front side of the circuit substrate, a second portion located above the side surface of the circuit substrate, and a third portion located above the back side of the circuit substrate, wherein each of the first portion, the second portion, and the third portion comprises a plurality of streaks, a ratio of a maximum thickness of the first portion to a maximum thickness of the second portion is A, a ratio of a maximum thickness of the third portion to the maximum thickness of the second portion is B, and the ratio of each of A and B is in a range of 0.25-0.6.

6. The manufacturing method according to claim 5 , wherein the first conductive material layer is patterned to form a buffer layer, the second conductive material layer is patterned to form a conductive layer, the side wiring structure comprises the buffer layer and the conductive layer stacked together, and the buffer layer and the conductive layer comprise different materials.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2023
From: HOU, CHUN-YUEH; CHUANG, HAO-AN
To: AUO CORPORATION
Reel/Frame 062277/0712 →
Priority Claims (1)
TW 111146180 · Dec 1, 2022 · national
Continuity (1)
Related Publication 20240188221A1 · Jun 6, 2024
References Cited (17)
US 6025901A · Adachi · 2000 [cited by examiner]
US 6262513B1 · Furukawa · 2001 [cited by examiner]
US 10964868B2 · Song · 2021 [cited by applicant]
US 11275403B2 · Huang et al. · 2022 [cited by applicant]
US 11282994B2 · Feng et al. · 2022 [cited by applicant]
US 11626272B2 · Hou · 2023 [cited by examiner]
US 20200013803A1 · Jang · 2020 [cited by examiner]
US 20200243738A1 · Feng et al. · 2020 [cited by applicant]
US 20200285271A1 · Huang et al. · 2020 [cited by applicant]
US 20220173296A1 · Feng et al. · 2022 [cited by applicant]
US 20220209087A1 · Feng et al. · 2022 [cited by applicant]
CN 111727404 · 2020 [cited by applicant]
CN 111667776 · 2022 [cited by applicant]
KR 102328078 · 2021 [cited by applicant]
TW 202023085 · 2020 [cited by applicant]
TW I738533 · 2021 [cited by applicant]
TW I750034 · 2021 [cited by applicant]