IP Library › Granted Patent US 12,481,196
Granted Patent B2
US 12,481,196 · App. 18/094,716 · Granted Nov 25, 2025

Optical phase shifter with one or more integrated thermoelectric devices

Inventors: Vibhor Jain (Essex Junction, VT); Yusheng Bian (Ballston Lake, NY); Shesh Mani Pandey (Saratoga Springs, NY); Abdelsalam Aboketaf (Essex Junction, VT); Ravi Prakash Srivastava (Clifton Park, NY)
Assignee: GlobalFoundries U.S. Inc.
G02F1/212F25B21/04G02F1/0147G02F1/025G02F1/225G02F1/2257H10N10/17H10N10/852H10N10/8556G02B6/125G02F1/0151G02F2202/10G02F2203/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,481,196
App. No.
18/094,716
Granted
Nov 25, 2025
Kind
B2
Abstract

Structures including an optical phase shifter and methods of forming a structure including an optical phase shifter. The structure comprises an optical phase shifter including a waveguide core having a first branch and a second branch laterally spaced from the first branch. The structure further comprises a thermoelectric device including a first plurality of pillars and a second plurality of pillars that alternate with the first plurality of pillars in a series circuit. The first plurality of pillars and the second plurality of pillars disposed adjacent to the first branch of the waveguide core, the first plurality of pillars comprises an n-type semiconductor material, and the second plurality of pillars comprises a p-type semiconductor material.

Claims (45)

1 . A structure comprising:

an optical phase shifter including a waveguide core having a first arm and a second arm laterally spaced from the first arm, the first arm having a first side and a second side opposite from the first side, and the second arm having a third side adjacent to the first side of the first arm and a fourth side opposite from the third side;

a first thermoelectric device including a first plurality of pillars and a second plurality of pillars that alternate with the first plurality of pillars in a first series circuit, the first plurality of pillars and the second plurality of pillars disposed in the first series circuit on the first side and the second side of the first arm of the waveguide core; and

a second thermoelectric device including a third plurality of pillars and a fourth plurality of pillars that alternate with the third plurality of pillars in a second series circuit, the third plurality of pillars and the fourth plurality of pillars of the second thermoelectric device disposed in the second series circuit on the third side and the fourth side of the second arm of the waveguide core,

wherein the first plurality of pillars and the third plurality of pillars comprise an n-type semiconductor material, and the second plurality of pillars and the fourth plurality of pillars comprising a p-type semiconductor material.

2 . The structure of claim 1 further comprising:

a first power supply coupled to the first series circuit, the first power supply configured to supply a current to the first plurality of pillars and the second plurality of pillars of the first thermoelectric device to generate heat for elevating a temperature of the first branch arm of the waveguide core.

3 . The structure of claim 2 further comprising:

a second power supply coupled to the second series circuit, the second power supply configured to supply a current to the first plurality of pillars and the second plurality of pillars of the second thermoelectric device to extract heat for cooling the second arm of the waveguide core.

4 . The structure of claim 1 wherein the n-type semiconductor material comprises bismuth telluride, and the p-type semiconductor material comprises antimony telluride.

5 . The structure of claim 1 wherein the n-type semiconductor material comprises n-type silicon, and the p-type semiconductor material comprises p-type polycrystalline silicon or p-type polycrystalline silicon-germanium.

6 . The structure of claim 1 further comprising:

a power supply coupled to the first series circuit, the power supply configured to supply a current to the first plurality of pillars and the second plurality of pillars to generate heat for elevating a temperature of the first arm of the waveguide core.

7 . The structure of claim 1 further comprising:

a power supply coupled to the first series circuit, the power supply configured to supply a current to the first plurality of pillars and the second plurality of pillars to extract heat for cooling the first arm of the waveguide core.

8 . The structure of claim 1 wherein the first plurality of pillars and the second plurality of pillars are arranged in a plurality of adjacent pairs, and further comprising:

a plurality of silicide layers, each silicide layer connecting one of the plurality of adjacent pairs of the first plurality of pillars and the second plurality of pillars.

9 . The structure of claim 8 further comprising:

a semiconductor substrate; and

a dielectric layer on the semiconductor substrate, the dielectric layer positioned between the plurality of silicide layers and the semiconductor substrate.

10 . The structure of claim 8 further comprising:

a semiconductor substrate; and

a dielectric layer on the semiconductor substrate,

wherein the plurality of silicide layers are positioned between the dielectric layer and the plurality of adjacent pairs of the first plurality of pillars and the second plurality of pillars.

11 . The structure of claim 8 wherein the first arm has a portion that is lengthwise aligned with a longitudinal axis, and each silicide layer is either aligned parallel to the longitudinal axis or extends across the first arm in a direction transverse to the longitudinal axis.

12 . The structure of claim 1 further comprising:

a dielectric layer on the waveguide core,

wherein the waveguide core is embedded in the dielectric layer, and the first plurality of pillars and the second plurality of pillars are disposed on the dielectric layer over the first arm of the waveguide core.

13 . The structure of claim 12 wherein the optical phase shifter includes a first doped region and a second doped region, the waveguide core is positioned in a lateral direction between the first doped region and the second doped region, each of the first plurality of pillars overlaps with either the first doped region or the second doped region, and each of the second plurality of pillars overlaps with either the first doped region or the second doped region.

14 . The structure of claim 1 further comprising:

a dielectric layer on the waveguide core, the first plurality of pillars, and the second plurality of pillars,

wherein the waveguide core, the first plurality of pillars, and the second plurality of pillars are embedded in the dielectric layer.

15 . The structure of claim 14 wherein the optical phase shifter includes a first doped region and a second doped region, the first plurality of pillars and the second plurality of pillars are arranged in a plurality of adjacent pairs, and further comprising:

a plurality of silicide layers, each silicide layer connecting one of the plurality of adjacent pairs of the first plurality of pillars and the second plurality of pillars.

16 . The structure of claim 15 wherein the first doped region and the second doped region are disposed in a lateral direction between the plurality of silicide layers and the waveguide core.

17 . The structure of claim 1 further comprising:

a semiconductor substrate; and

a dielectric layer on the semiconductor substrate,

wherein the dielectric layer is positioned between the first plurality of pillars and the semiconductor substrate, and the dielectric layer is positioned between the second plurality of pillars and the semiconductor substrate.

18 . The structure of claim 17 wherein the first plurality of pillars and the second plurality of pillars are disposed directly on the dielectric layer.

19 . The structure of claim 1 wherein the first arm diverges from the second arm at an input to the optical phase shifter, and the first arm converges with the second arm at an output from the optical phase shifter.

20 . A method comprising:

forming an optical phase shifter including a waveguide core having a first arm and a second arm laterally spaced from the first arm, wherein the first arm has a first side and a second side opposite from the first side, and the second arm has a third side adjacent to the first side of the first arm and a fourth side opposite from the third side;

forming a first thermoelectric device including a first plurality of pillars and a second plurality of pillars that alternate with the first plurality of pillars in a series circuit, wherein the first plurality of pillars and the second plurality of pillars are disposed in the series circuit on the first side and the second side of the first arm of the waveguide core, the first plurality of pillars comprise an n-type semiconductor material, and the second plurality of pillars comprise a p-type semiconductor material; and

forming a second thermoelectric device including a third plurality of pillars and a fourth plurality of pillars that alternate with the third plurality of pillars in a second series circuit, wherein the third plurality of pillars and the fourth plurality of pillars of the second thermoelectric device are disposed in the second series circuit on the third side and the fourth side of the second arm of the waveguide core, the third plurality of pillars comprise the n-type semiconductor material, and the fourth plurality of pillars comprise the p-type semiconductor material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2023
From: JAIN, VIBHOR; BIAN, YUSHENG; PANDEY, SHESH MANI; ABOKETAF, ABDELSALAM; SRIVASTAVA, RAVI PRAKASH
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 062315/0901 →
Continuity (1)
Related Publication 20240231173A1 · Jul 11, 2024
References Cited (25)
US 6278822B1 · Dawnay · 2001 [cited by applicant]
US 6981380B2 · Chrysler et al. · 2006 [cited by applicant]
US 20030090775A1 · Webb · 2003 [cited by examiner]
US 20130008479A1 · Chen · 2013 [cited by examiner]
US 20150147026A1 · Svilans · 2015 [cited by applicant]
US 20160170238A1 · Svilans · 2016 [cited by examiner]
US 20170248805A1 · Gill · 2017 [cited by examiner]
US 20220357629A1 · Tanobe et al. · 2022 [cited by applicant]
US 20240244977A1 · Tuley · 2024 [cited by examiner]
FR 3005755A1 · 2014 [cited by examiner]
KR 20180058619A · 2018 [cited by examiner]
English translation of FR-3005755-A1 (Year: 2014). [cited by examiner]
English translation of KR-20180058619-A (Year: 2018). [cited by examiner]
European Patent Office, Extended European Search Report and Opinion issued in European Patent Application No. 23205376.9 on Apr. 10, 2024; 8 pages. [cited by applicant]
R. Enright at el., “Integrated Thermoelectric Cooling for Silicon Photonics.” ECS Journal of Solid State Science and Technology, vol. 6, No. 3, N3103-N3112, DOI 10.1149/2.0151703jss, Feb. 16, 2017. [cited by applicant]
Javier Garcia et al., “Fabrication and Modeling of Integrated Micro-Thermoelectric Cooler by Template-Assisted Electrochemical Deposition.” 2017 ECS Journal of Solid State Science and Technology, vol. 6, No. 3, N3022-N3… [cited by applicant]
E. E. Aktakka, N. Ghafouri, C. E. Smith, R. L. Peterson, M. M. Hussain and K. Najafi, “Post-CMOS FinFET Integration of Bismuth Telluride and Antimony Telluride Thin-Film-Based Thermoelectric Devices on Sol Substrate,” i… [cited by applicant]
K. Giewont et al., “300-mm Monolithic Silicon Photonics Foundry Technology,” in IEEE Journal of Selected Topics in Quantum Electronics, vol. 25, No. 5, pp. 1-11, Sep.-Oct. 2019, Art No. 8200611, doi: 10.1109/JSTQE.2019.… [cited by applicant]
M. Rakowski et al., “45nm CMOS—Silicon Photonics Monolithic Technology (45CLO) for next-generation, low power and high speed optical interconnects,” in Optical Fiber Communication Conference (OFC) 2020, OSA Technical Di… [cited by applicant]
Y. Bian et al., “Towards low-loss monolithic silicon and nitride photonic building blocks in state-of-the-art 300mm CMOS foundry,” in Frontiers in Optics / Laser Science, B. Lee, C. Mazzali, K. Corwin, and R. Jason Jone… [cited by applicant]
Y. Bian et al., “Integrated Laser Attach Technology on a Monolithic Silicon Photonics Platform,” 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), 2021, pp. 237-244, doi: 10.1109/ECTC32696.2021.0004… [cited by applicant]
A. Aboketaf et al., “Towards fully automated testing and characterization for photonic compact modeling on 300-mm wafer platform,” 2021 Optical Fiber Communications Conference and Exhibition (OFC), 2021, pp. 1-3. [cited by applicant]
Goldsmid HJ. “Bismuth Telluride and Its Alloys as Materials for Thermoelectric Generation.” Materials (Basel). Mar. 28, 2014;7(4):2577-2592. doi: 10.3390/ma7042577. PMID: 28788584; PMCID: PMC5453363. [cited by applicant]
Y. Lee, E. Kim and K. G. Shin, “Efficient thermoelectric cooling for mobile devices,” 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2017, pp. 1-6, doi: 10.1109/ISLPED.2017.8009199. [cited by applicant]
Z. Ren, Z. Yu, J. C. Kim and J. Lee, “Hotspot Management by Holey Silicon-Metal Composites for 1 kW/cm2 and Beyond,” 2019 18th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems… [cited by applicant]
Cited By (1)
US 12,701,916