IP Library › Granted Patent US 12,353,306
Granted Patent B2
US 12,353,306 · App. 18/129,381 · Granted Jul 8, 2025

Management of hot add in a testing environment for DUTs that are CXL protocol enabled

Inventors: Srdjan Malisic (San Jose, CA); Chi Yuan (San Jose, CA); Rebecca Qiu (San Jose, CA); Jenny Chen (San Jose, CA)
Assignee: Advantest Corporation
G06F11/263G06F11/2205G06F11/2273G06F11/27G06F11/2733G06F21/53G06F2221/034
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,353,306
App. No.
18/129,381
Granted
Jul 8, 2025
Kind
B2
Abstract

Efficient and effective testing systems and methods are presented. In one embodiment, a system includes: a user interface configured to enable user interaction with the system; a test board configured to communicatively couple with a plurality of devices under test (DUTs), wherein the DUTs are compute express link (CXL) protocol compliant; and a tester configured to direct testing of the plurality of DUTs, wherein the tester is configured to enable hot add of one of the plurality of DUTs without interfering with testing of the other DUTS. In one exemplary implementation, the DUTs are memory devices and the DUTs can operate as extended memory. An added DUT can be automatically recognized by a host in a way that is transparent to users (e.g., BIOS can direct detection of characteristics of an added DUT, etc.). The tester automatically can direct the hot add in response to a user trigger.

Claims (30)

1. A system comprising:

a user interface configured to enable user interaction with the system;

a test board configured to communicatively couple with a plurality of devices under test (DUTs), wherein the DUTs are compute express link (CXL) protocol compliant; and

a tester configured to direct testing of the plurality of DUTs, wherein the tester is configured to enable hot add of one of the plurality of DUTs without interfering with testing of other DUTs in the plurality of DUTs, wherein an automatic add management component and Direct Access Device (DAX) interfaces are at least partially included within the tester and respectively coupled to the plurality of DUTs, wherein an added one of the plurality of DUTs is automatically recognized by a host in a way that is transparent to users.

2. A system of claim 1 , wherein the DUTs are memory devices.

3. A system of claim 1 , wherein the user interface is utilized to indicate a pause to remove a DUT and to indicate a DUT has been added and to trigger a restart.

4. A system of claim 1 , wherein the tester automatically directs the hot add in response to a user trigger.

5. A system of claim 1 , wherein the DUTs operate as extended memory.

6. A system of claim 1 , wherein basic input/output system (BIOS) operations direct detection of characteristics associated with an added one of the plurality of DUTs.

7. A testing method comprising:

receiving an indication associated with hot addition of a device under test (DUT), wherein testing of the DUT comprises compute express link (CXL) protocol communication with the DUT, and the DUT is included in a plurality of devices under test (DUTs);

initiating a testing suspension process, wherein the testing suspension process suspends testing of the plurality of DUTs, wherein the testing suspension process is automatically performed in response to the receiving of the indication associated with the hot addition of the DUT, without interfering with other DUTs in the plurality of DUTs, and wherein the testing includes hot addition management and Direct Access (DAX) interfacing with the DUTs;

receiving an indication to resume testing after hot add of the DUT to a test system;

ending the testing suspension process, wherein ending the testing suspension process is automatically performed in response to the receiving of the indication to resume testing; and

resuming testing of the plurality of DUTs.

8. A testing method of claim 7 , wherein operations associated the testing suspension process, including mounting and enumeration, are transparent to a user.

9. A testing method of claim 7 , wherein the hot addition of the DUT is associated with a hot swap with another DUT, wherein the other DUT is removed from the test system.

10. A testing method of claim 7 , wherein the testing suspension process comprises storing a current set of testing control data associated with the plurality of DUTs.

11. A testing method of claim 7 , wherein ending the testing suspension comprises rebooting the system.

12. A testing method of claim 7 , wherein performing the ending of the test suspension process comprises test control data synchronization.

13. A testing method of claim 7 , wherein performing the ending of the test suspension process comprises BIOS enumeration operations.

14. A system comprising:

a user interface configured to enable user interaction with the system;

a test board configured to communicatively couple with a plurality of devices under test (DUTs), wherein the DUTs are compute express link (CXL) protocol compliant; and

a tester configured to direct testing of the plurality of DUTs, wherein the tester is configured to enable hot swap of one of the plurality of DUTs without interfering with testing of other DUTs in the plurality of DUTs, wherein an automatic hot swap management component and Direct Access Device (DAX) interfaces are at least partially included within the tester and respectively coupled to the plurality of DUTs, and wherein testing of the one of the plurality of DUTs is automatically suspended in response to receiving an indication associated with the hot swap of the one of the plurality of DUTs, and upon receiving an indication to begin testing for a DUT swapped into the plurality of DUTs, the testing is continued including of the DUT swapped into the plurality of DUTs; and

wherein the user interface is utilized to generate a pause indication to remove a DUT and to generate an indication that a DUT has been swapped and to trigger a re-start.

15. A system of claim 14 , wherein the DUTs are memory devices.

16. A system of claim 14 , wherein a swapped one of the plurality of DUTs is automatically recognized by a host in a way that is transparent to users.

17. A system of claim 14 , wherein the tester automatically directs the hot swap in response to a user trigger, and wherein the DUTs operate as extended memory.

18. A system of claim 14 , wherein basic input/output system (BIOS) operations direct detection of characteristics associated with a swapped one of the plurality of DUTs.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2023
From: CHEN, JENNY
To: ADVANTEST CORPORATION
Reel/Frame 064882/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2023
From: MALISIC, SRDJAN; YUAN, CHI; QIU, REBECCA
To: ADVANTEST CORPORATION
Reel/Frame 063194/0309 →
Continuity (9)
Provisional Application 63408788 · Sep 21, 2022
Provisional Application 63439460 · Jan 17, 2023
Provisional Application 63408795 · Sep 21, 2022
Provisional Application 63439434 · Jan 17, 2023
Provisional Application 63408801 · Sep 21, 2022
Provisional Application 63439470 · Jan 17, 2023
Provisional Application 63408809 · Sep 21, 2022
Provisional Application 63439464 · Jan 17, 2023
Related Publication 20240095137A1 · Mar 21, 2024
References Cited (42)
US 9952276B2 · Frediani · 2018 [cited by examiner]
US 11403449B1 · Saxena · 2022 [cited by applicant]
US 20030078679A1 · Sutton · 2003 [cited by examiner]
US 20150028908A1 · Kushnick · 2015 [cited by examiner]
US 20150234768A1 · Bass · 2015 [cited by examiner]
US 20160179734A1 · Shih · 2016 [cited by examiner]
US 20170109315A1 · Safranek et al. · 2017 [cited by applicant]
US 20180313889A1 · Su · 2018 [cited by applicant]
US 20190179750A1 · Moyer · 2019 [cited by examiner]
US 20210011706A1 · Nachimuthu et al. · 2021 [cited by applicant]
US 20210303430A1 · Yuan · 2021 [cited by applicant]
US 20220034967A1 · Strickling · 2022 [cited by examiner]
US 20220120811A1 · Sinha et al. · 2022 [cited by applicant]
US 20220155342A1 · Chow · 2022 [cited by examiner]
US 20220157399A1 · Hensel et al. · 2022 [cited by applicant]
US 20220187361A1 · Kabbani et al. · 2022 [cited by applicant]
US 20220190936A1 · Jin et al. · 2022 [cited by applicant]
US 20220197833A1 · Steinmetz · 2022 [cited by applicant]
US 20220318111A1 · Choudhary et al. · 2022 [cited by applicant]
US 20230129200A1 · Carrieri · 2023 [cited by examiner]
US 20230134661A1 · Ma · 2023 [cited by examiner]
US 20240095135A1 · Malisic · 2024 [cited by applicant]
US 20240095136A1 · Malisic · 2024 [cited by applicant]
US 20240095138A1 · Malisic et al. · 2024 [cited by applicant]
US 20240248633A1 · Guim Bernat · 2024 [cited by applicant]
CN 110596567A · 2019 [cited by applicant]
CN 114218030A · 2022 [cited by applicant]
CN 114637713A · 2022 [cited by applicant]
TW I221202 · 2004 [cited by applicant]
TW 200828336A · 2008 [cited by applicant]
TW I623763B · 2018 [cited by applicant]
TW 201837490A · 2018 [cited by applicant]
TW 202105376A · 2021 [cited by applicant]
TW 202132793A · 2021 [cited by applicant]
TW 202219970A · 2022 [cited by applicant]
TW I773395A · 2022 [cited by applicant]
Compute Express Link Specification Revision 2.0 Oct. 2020 https://computeexpresslink.org/wp-content/uploads/2024/02/CXL-2.0-Specification.pdf (Year: 2020). [cited by examiner]
“Advantest Enables PCle Gen 5 NVMe & CXL Device Testing on Proven MPT3000 SSD Test Systems”, Jul. 27, 2022 TestandMeasurement.com (Year 2022). [cited by applicant]
CXL Compute Express Link Specification, Jun. 2019, Revision 1.1 (Year 2019). [cited by applicant]
Rob Dobson, “Validating CXL Memory Device Functionality and Performance with Teledyne LeCroy”, Jan. 29, 2024, Teledyne LeCroy, White Paper (Year 2024). [cited by applicant]
No Author, daxct(1), 2019, NDCTL (docs.pmem.io) (Year 2019). [cited by applicant]
Ahn, Minseon et al., Enabling CXL Memory Expanison for in-Memory Database Management Systems, Jun. 13, 2022 (Year 2022). [cited by applicant]