IP Library › Granted Patent US 12,360,931
Granted Patent B1
US 12,360,931 · App. 18/136,582 · Granted Jul 15, 2025

Systems, apparatuses, and methods for processing sensor return data

Inventors: Kenneth Moore (Colorado Springs, CO); Bradford Taylor (Colorado Springs, CO)
Assignee: CAES SYSTEMS LLC
G06F13/30G01S7/295G01S13/933
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,360,931
App. No.
18/136,582
Granted
Jul 15, 2025
Kind
B1
Abstract

Systems, apparatuses, and methods for processing sensor data are provided. For example, a sensor of an antenna array may generate return data to be processed. The return data may be processed using one or more channels, which may each be comprised of a DDR, a FIFO, and a FFT. The processed return data may generate frequency data that may locate and track a target. In various embodiments, an FPGA may be comprised of the FIFO and the FFT for each of the channels while the DDR of each channel may not be in the FPGA.

Claims (42)

1. A system comprising:

a first channel of one or more channels, wherein the first channel comprises a first DDR memory, a first FIFO, and a first FFT;

an FPGA comprising at least the first FIFO and the first FFT;

wherein the first DDR memory is configured to receive a burst of return data from at least one sensor, to store the burst of return data in a plurality of first DDR memory cells, to read out sample data from the plurality of first DDR memory cells, and to transmit the sample data to the first FIFO;

wherein the first FIFO is configured to receive the sample data from the first DDR memory, to store the sample data in a plurality of first FIFO memory cells, to read out sample data stored in the plurality of first FIFO memory cells in an order the sample data was stored, and to transmit the read out sample data from the first FIFO to the first FFT;

and wherein the first FFT of the first channel is configured to generate frequency data based on the sample data transmitted from the first FIFO.

2. The system of claim 1 , wherein the first DDR memory is further configured to store the burst of return data in the first DDR memory in a plurality of rows and to read out sample data from columns of the plurality of first DDR memory cells.

3. The system of claim 1 , wherein the system is comprised of at least three channels, and wherein the first channel is associated with return data representing azimuth data, a second channel is associated with return data representing elevation data, and a third channel is associated with return data representing sum data.

4. The system of claim 1 , wherein the system is comprised of at least four channels.

5. The system of claim 1 , wherein the system is configured to locate a target based at least on the frequency data.

6. The system of claim 5 , wherein the system is further configured to determine a range and a velocity of the target based on the frequency data.

7. The system of claim 1 , wherein the sensor is an antenna array.

8. The system of claim 7 , wherein the antenna array is comprised of a plurality of phased antennas.

9. The system of claim 8 further comprising a sensor controller to generate a plurality of signals, wherein each of the plurality of signals is associated with at least one of the plurality of phased antennas.

10. The system of claim 7 , wherein the antenna array is configured to transmit radar pulses and receive radar returns.

11. A method comprising:

providing a first channel of one or more channels, wherein the first channel comprises a first DDR memory, a first FIFO, and a first FFT, and wherein the first FIFO and the first FFT are on an FPGA;

receiving, at the first DDR memory, a burst of return data from at least one sensor;

storing, at the first DDR memory, the burst of return data in a plurality of first DDR memory cells;

reading out, at the first DDR memory, sample data from the plurality of first DDR memory cells;

transmitting the sample data from the first DDR memory to the first FIFO;

receiving, at the first FIFO, the sample data from the first DDR memory;

storing, at the first FIFO, the sample data in a plurality of first FIFO memory cells;

reading out, at the FIFO, the sample data stored in the plurality of first FIFO memory cells in an order the sample data was stored;

transmitting the read out sample data from the first FIFO to the first FFT;

and generating, by the first FFT of the first channel, frequency data based on the sample data transmitted from the first FIFO.

12. The method of claim 11 , wherein storing, at the first DDR memory, the burst of return data in the DDR memory cells comprises storing the burst of return data in a plurality of rows, and

wherein reading out, at the first DDR memory, sample data from the plurality of first DDR memory cells comprises reading out sample data from columns of the plurality of first DDR memory cells.

13. The method of claim 11 , wherein the one or more channels include at least three channels; and

wherein the first channel is associated with return data representing azimuth data, a second channel is associated with return data representing elevation data, and a third channel is associated with return data representing sum data.

14. The method of claim 11 , wherein the one or more channels includes at least four channels.

15. The method of claim 11 further comprising:

locating a target based at least on the frequency data.

16. The method of claim 15 further comprising: determining a range and a velocity of the target based on the frequency data.

17. The method of claim 11 , wherein the sensor is an antenna array.

18. The method of claim 17 , wherein the antenna array is comprised of a plurality of phased antennas.

19. The method of claim 18 further comprising:

providing a sensor controller;

generating, by the sensor controller, a plurality of signals, wherein each of the plurality of signals is associated with at least one of the plurality of phased antennas.

20. The method of claim 17 further comprising:

transmitting, with the antenna array, a plurality of radar pulses; and

receiving, with the antenna array, a plurality of radar returns.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2023
From: MOORE, KENNETH; TAYLOR, BRADFORD
To: CAES SYSTEMS LLC
Reel/Frame 063376/0617 →
References Cited (12)
US 6894640B1 · Hager · 2005 [cited by examiner]
US 6898235B1 · Carlin · 2005 [cited by examiner]
US 10247815B1 · Koubiadis · 2019 [cited by examiner]
US 11808881B2 · Arkind · 2023 [cited by examiner]
US 12091053B2 · Owechko · 2024 [cited by examiner]
US 20090219198A1 · Zhang · 2009 [cited by examiner]
US 20160054439A1 · Brookner · 2016 [cited by examiner]
US 20160161466A1 · Kuan Germano · 2016 [cited by examiner]
US 20180204313A1 · Mahmood · 2018 [cited by examiner]
US 20210063559A1 · Tzadok · 2021 [cited by examiner]
US 20210263144A1 · Gillilan · 2021 [cited by examiner]
V. M. Milovanović and D. M. Tasovac, “A Customizable DDR3 SDRAM Controller Tailored for FPGA-Based Data Buffering Inside Real-Time Range-Doppler Radar Signal Processing Back Ends,” IEEE EUROCON 2019—18th International C… [cited by examiner]