IP Library › Granted Patent US 12,401,371
Granted Patent B2
US 12,401,371 · App. 18/171,197 · Granted Aug 26, 2025

Calibration of digital-to-analog converters

Inventors: Gil Engel (Lexington, MA); Paul S. Wilkins (Weston, MA)
Assignee: Analog Devices, Inc.
H03M1/1009
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,401,371
App. No.
18/171,197
Granted
Aug 26, 2025
Kind
B2
Abstract

Techniques that enable calibration of digital-to-analog Converters (DACs) with minimal processing overhead. A single frequency bin can be used to calibrate errors between bits. A low frequency feedback path can be included into a low frequency low power ADC to determine the error signal that exists in the calibration bin. The bits are calibrated when this error signal is minimized. The calibration techniques described provide an extremely efficient and optimal calibration at the DAC output of both static and dynamic errors.

Claims (47)

1. A method for measuring non-idealities of a DAC having a plurality of DAC cells and a plurality of redundant DAC cells whose outputs are summed to generate an analog output of the DAC, the method comprising:

providing digital data to the DAC cells to generate an output spectrum at the analog output of the DAC;

generating a first digitally-encoded calibration stimulus having a first fundamental energy at a first frequency bin;

scaling the first digitally-encoded calibration stimulus by a first weighting factor, and providing a first weighted calibration stimulus to a first subset of the redundant DAC cells to generate a first analog tone while the DAC cells generate the output spectrum;

scaling the first digitally-encoded calibration stimulus by a second weighting factor, and providing a second weighted calibration stimulus to a second subset of the redundant DAC cells to generate a second analog tone while the DAC cells generate the output spectrum, wherein the second weighting factor is selected to cause the first analog tone and the second analog tone to have opposite polarities; and

detecting, in the analog output of the DAC, an error tone at the first frequency bin resulting from the first analog tone and the second analog tone.

2. The method of claim 1 , wherein the digital data or the DAC cells are shuffled to average out non-idealities of the DAC cells.

3. The method of claim 1 , wherein the first subset of the redundant DAC cells comprises multiple redundant DAC cells, and the second subset of the redundant DAC cells comprises multiple redundant DAC cells.

4. The method of claim 1 , wherein the first subset of the redundant DAC cells comprises a single redundant DAC cell, and the second subset of the redundant DAC cells comprises multiple redundant DAC cells.

5. The method of claim 1 , wherein the first subset of the redundant DAC cells comprises multiple redundant DAC cells, and the second subset of the redundant DAC cells comprises a single redundant DAC cell.

6. The method of claim 1 , wherein the first subset of the redundant DAC cells comprises a single redundant DAC cell, and the second subset of the redundant DAC cells comprises a single redundant DAC cell.

7. The method of claim 1 , wherein one or more redundant DAC cells are to receive a portion of the digital data, and a subset of the DAC cells become one or more redundant DAC cells to receive a weighted calibration stimulus.

8. The method of claim 1 , wherein summing the first analog tone and the second analog tone yields the error tone.

9. The method of claim 1 , wherein detecting the error tone comprises detecting energy in the analog output of the DAC at the first frequency bin.

10. The method of claim 1 , further comprising:

iteratively minimizing the error tone by pre-distorting the digital data.

11. The method of claim 1 , further comprising:

iteratively minimizing the error tone by adjusting the first subset of the redundant DAC cells or the second subset of the redundant DAC cells in the analog domain.

12. The method of claim 1 , wherein the first digitally-encoded calibration stimulus is a 1-bit sequence approximating a sine wave.

13. The method of claim 1 , wherein generating the first digitally-encoded calibration stimulus comprises filtering a multi-bit sequence encoding a sinewave to generate a 1-bit sequence approximating the sinewave.

14. The method of claim 1 , wherein the method is performed as background calibration.

15. The method of claim 1 , further comprising:

generating a second digitally-encoded calibration stimulus having a second fundamental energy at a second frequency bin, wherein the second frequency bin is different from the first frequency bin;

scaling the second digitally-encoded calibration stimulus by a third weighting factor, and providing a third weighted calibration stimulus to a third subset of the redundant DAC cells to generate a third analog tone while the DAC cells generate the output spectrum;

scaling the third digitally-encoded calibration stimulus by a fourth weighting factor, and providing a fourth weighted calibration stimulus to a fourth subset of the redundant DAC cells to generate a fourth analog tone while the DAC cells generate the output spectrum, wherein the fourth weighting factor is selected to cause the third analog tone and the fourth analog tone to have opposite polarities; and

detecting, in the analog output of the DAC, a further error tone resulting from the third analog tone and the fourth analog tone.

16. A method for measuring non-idealities of a DAC having a plurality of DAC cells and a plurality of redundant DAC cells whose outputs are summed to generate an analog output of the DAC, the method comprising:

generating a first digitally-encoded calibration stimulus having a first fundamental energy at a first frequency bin;

scaling the first digitally-encoded calibration stimulus by a first weighting factor to generate a first weighted calibration stimulus;

providing the first weighted calibration stimulus to the redundant DAC cells to generate a first analog tone;

providing digital data and an inverted version of the first weighted calibration stimulus to the DAC cells to generate an output spectrum and a second analog tone, while the first weighted calibration stimulus is provided to the redundant DAC cells; and

detecting, in the analog output of the DAC, an error tone resulting from the first analog tone and the second analog tone.

17. The method of claim 16 , further comprising:

generating a second digitally-encoded calibration stimulus having a second fundamental energy at a second frequency bin;

scaling the second digitally-encoded calibration stimulus by a second weighting factor to generate a second weighted calibration stimulus;

providing the second weighted calibration stimulus to further redundant DAC cells to generate a third analog tone, wherein an inverted version of the second weighted calibration stimulus is further provided to the DAC cells with the digital data and the inverted version of the first weighted calibration stimulus to further generate a fourth analog tone with the output spectrum and the second analog tone; and

detecting, in the analog output of the DAC, a further error tone resulting from the third analog tone and the fourth analog tone.

18. A method for measuring one or both of static errors between DAC cells and timing errors between DAC cells of a multi-gigabit per second DAC having a plurality of DAC cells and a plurality of redundant DAC cells whose outputs are summed to generate an analog output of the DAC, the method comprising:

providing digital data to the DAC cells to generate an output spectrum at the analog output of the DAC;

generating a first digitally-encoded calibration stimulus having a first fundamental energy at a first frequency bin;

scaling the first digitally-encoded calibration stimulus by a first weighting factor, and providing a first weighted calibration stimulus to a first subset of the redundant DAC cells to generate a first analog tone while the DAC cells generate the output spectrum;

scaling the first digitally-encoded calibration stimulus by a second weighting factor, and providing a second weighted calibration stimulus to a second subset of the redundant DAC cells to generate a second analog tone while the DAC cells generate the output spectrum, wherein the second weighting factor is selected to cause the first analog tone and the second analog tone to have opposite polarities, wherein summing the first analog tone and the second analog tone yields the error tone; and

detecting, in the analog output of the DAC, an error tone at the first frequency bin resulting from the first analog tone and the second analog tone by detecting energy in the analog output of the DAC at the first frequency bin.

19. The method of claim 18 , further comprising:

iteratively minimizing the error tone by pre-distorting the digital data.

20. The method of claim 18 , further comprising:

iteratively minimizing the error tone by adjusting the first subset of the redundant DAC cells or the second subset of the redundant DAC cells in the analog domain.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2023
From: ENGEL, GIL; WILKINS, PAUL S.
To: ANALOG DEVICES, INC.
Reel/Frame 062828/0001 →
Continuity (2)
Provisional Application 63314614 · Feb 28, 2022
Related Publication 20230275596A1 · Aug 31, 2023
References Cited (59)
US 6130632A · Opris · 2000 [cited by applicant]
US 6667703B1 · Reuveni et al. · 2003 [cited by applicant]
US 6919833B2 · Mills · 2005 [cited by applicant]
US 7148828B2 · Fernandez et al. · 2006 [cited by applicant]
US 7161412B1 · Manganaro · 2007 [cited by applicant]
US 7394414B2 · Briaire · 2008 [cited by applicant]
US 8125361B2 · Choe et al. · 2012 [cited by applicant]
US 8269480B2 · Max et al. · 2012 [cited by applicant]
US 8378865B2 · Zhang · 2013 [cited by applicant]
US 9577657B1 · Clara · 2017 [cited by applicant]
US 20060158360A1 · Briaire · 2006 [cited by applicant]
US 20060197688A1 · Chan · 2006 [cited by applicant]
US 20100164762A1 · Datta et al. · 2010 [cited by applicant]
US 20130234871A1 · Eliezer et al. · 2013 [cited by applicant]
US 20150288380A1 · Zhao · 2015 [cited by examiner]
US 20210194492A1 · Zhao et al. · 2021 [cited by applicant]
EP 3242404B1 · 2022 [cited by applicant]
EP 4072022A1 · 2022 [cited by applicant]
EP 4072022B1 · 2025 [cited by applicant]
TW I884425B · 2025 [cited by applicant]
“U.S. Appl. No. 15/144,163, 312 Amendment filed Sep. 9, 2016”, 11 pgs. [cited by applicant]
“U.S. Appl. No. 15/144,163, Notice of Allowance mailed Jul. 7, 2016”, 9 pgs. [cited by applicant]
“U.S. Appl. No. 15/144,163, Notice of Allowance mailed Oct. 11, 2016”, 12 pgs. [cited by applicant]
“European Application Serial No. 22174946.8, Extended European Search Report mailed Sep. 12, 2022”, 9 pgs. [cited by applicant]
Bechthum, Elbert, et al., “Timing error measurement for highly linear wideband Digital to Analog Converters”, Circuits And Systems (ISCAS), 2011 IEEE International Symposium On, IEEE, (May 15, 2011), 2019-2022. [cited by applicant]
Bock, De Maarten, et al., “Calibration of DAC Mismatch Errors in S? ADCs Based on a Sine-Wave Measurement”, IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 60, No. 9, (Sep. 2013), 5 pgs. [cited by applicant]
Cong, Yonghua, et al., “A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC”, 2003 IEEE Journal of Solid-State Circuits, vol. 38, No. 12, 10 pgs. [cited by applicant]
Dong, Qiu, et al., “A Current-Steering Self-Calibration 14-bit 100-MSPs DAC”, 2010 Chinese Institute of Electronics, Journal of Semiconductors, vol. 31, No. 12, (Dec. 2010), 5 pgs. [cited by applicant]
Georgi, Ivanov Radulov, “Flexible and Self-Calibrating Current-Steering Digital-to-Analog Converters: Analysis, Classification and Design”, Eindoven University of Technology Library, (Jan. 14, 2010,), 290 pgs. [cited by applicant]
Jankunas, Benjamin, “Design and Calibration of a 12-Bit Current-Steering DAC Using Data-Interleaving”, Thesis, Arizona State University, December, (2014), 71 pgs. [cited by applicant]
Nagahara, Masaaki, et al., “Frequency Domain Min-Max Optimization of Noise-Shaping Delta-Sigma Modulators”, IEEE Transactions on Signal Processing, vol. 60, No. 6, (Jun. 2012), 12 pgs. [cited by applicant]
Nguyen, Khiem, et al., “A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-Level OEM Technique”, IEEE Journal of Solid-State Circuits, vol. 43, No. 12, (Dec. 2008), 9 pgs. [cited by applicant]
Radulov, G. I, et al., “A Self-Calibrating Current-Steering 12-Bit DAC Based on New 1-Bit Self-Test Scheme”, IEEE IC Test Workshop, Limerick, Ireland, (Sep. 13-14, 2004), 6 pgs. [cited by applicant]
Tang, Yongjian, et al., “A 14 bit 200 MS/s DAC with SFDR> 78 dBc, IM3<-83 dBc and NSD<-163 dBm/Hz across the whole nyquist band enabled by dynamic-mismatch mapping”, IEEE Journal of Solid-State Circuits 46.6, (2011), 13… [cited by applicant]
Van De Vel, Hans, et al., “A 240mW 16b 3.2GS/s DAC in 65nm CMOS with, -80dBc 1M3 up to 600 Mhz”, ISSCC 2014, Session 11, Data Conversion Techniques, 11.7, 2014 IEEE Solid-State Circuits Conference, (2014), 3 pgs. [cited by applicant]
Yang, Dayn, et al., “Built-In Self-Test for Automatic Analog Frequency Response Measurement”, Dept. of Electrical and Computer Engineering, Auburn University, AL, USA, Proc. IEEE International Symp. on Circuits and Syst… [cited by applicant]
Zeng, Tao, et al., “Static and Dynamic Nonlinearity Compensation Techniques for High Performance Current-Steering Digital-to-Analog Converters”, a Thesis, Iowa State University, Digital Repository@Iowa State University,… [cited by applicant]
“European Application Serial No. 16191925.3, Communication Pursuant to Article 94(3) EPC mailed Nov. 19, 2019”, 6 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Extended Search Report mailed Oct. 2, 2027”, 12 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Intention to Grant mailed Feb. 22, 2022”, 46 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Response filed Feb. 27, 2020 to Communication Pursuant to Article 94(3) EPC mailed Nov. 19, 2019”, 11 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Response filed May 1, 2018 to Extended European Search Report mailed Oct. 2, 2027”, 26 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Response filed Oct. 25, 2021 to Summons to Attend Oral Proceedings mailed Jul. 20, 2021”, 19 pgs. [cited by applicant]
“European Application Serial No. 16191925.3, Summons to Attend Oral Proceedings mailed Jul. 20, 2021”, 13 pgs. [cited by applicant]
“European Application Serial No. 23158077.0, Extended European Search Report mailed Sep. 8, 2023”, 9 pgs. [cited by applicant]
“European Application Serial No. 23158077.0, Response filed Mar. 29, 2024 to Extended European Search Report mailed Sep. 8, 2023”, 16 pgs. [cited by applicant]
“Japanese Application Serial No. 2023-30239, Voluntary Amendment filed Aug. 5, 2024”, w/ English claims, 10 pgs. [cited by applicant]
“Korean Application Serial No. 10-2023-0024619, Notice of Preliminary Rejection mailed Mar. 18, 2025”, w/o English translation, 4 pgs. [cited by applicant]
“Korean Application Serial No. 10-2023-0024619, Response filed May 9, 2025 to Notice of Preliminary Rejection mailed Mar. 18, 2025”, w/ English Claims, 32 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112106921, Office Action mailed Mar. 5, 2024”, w/ English machine translation, 26 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112106921, Office Action mailed Aug. 27, 2024”, w/ English machine translation, 10 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112106921, Response filed May 27, 2024 to Office Action mailed Mar. 5, 2024”, w/English English Claims, 63 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112106921, Response filed to Office Action mailed Aug. 27, 2024”, w/English claims, 62 pgs. [cited by applicant]
“Taiwanese Applicarion Serial No. 112106921, Voluntary Amendment filed Apr. 19, 2023”, w/ English Claims, 208 pgs. [cited by applicant]
Catteau, B., et al., “A Digital Calibration Technique for the Correction of Glitches in High-Speed DAC's”, Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium 0 N, IEEE PI (May 1, 2007), 1477-1480. [cited by applicant]
Doris, K, et al., “Mismatched-based timing errors in current steering DACs”, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS 2003,val. I, (May 28, 2003), 977-980. [cited by applicant]
Hassan, IHS, et al., “Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation”, Computer Design: VLSI in Computers and Processors. 1998. CCD '98. Proceedings. Internatonal Co… [cited by applicant]
Tang, Yongjian, et al., “A 14 bit 200 MS/s DAC With SFDR78 dBc, IM-83 dBc and NSD-163 dBm/Hz Across the Whole Nyquist Band Enables by Dynamic-Mismatch Mapping”, IEEE Journal of Solid-State Circuits, IEEE, USA, vol. 46, … [cited by applicant]
Tang, Yongjian, “Predictive timing error calibration technique for RF current-steering DACs”, Circuits and Systems, 2008, ISCAS 2008. IEEE International Symposium ON, IEEE, (May 18, 2008), 228-231. [cited by applicant]
Cited By (1)
US 12,726,209