IP Library › Granted Patent US 12,381,147
Granted Patent B2
US 12,381,147 · App. 18/181,851 · Granted Aug 5, 2025

Chip bonded semiconductor memory device with different charge storage films

Inventors: Keisuke Nakatsuka (Kobe Hyogo, JP); Yasuhiro Uchiyama (Yokkaichi Mie, JP)
Assignee: Kioxia Corporation
H01L23/5283G11C16/0483G11C16/10G11C16/26H01L23/5226H01L25/18H10B41/10H10B41/20H10B43/10H10B43/20H10B80/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,381,147
App. No.
18/181,851
Granted
Aug 5, 2025
Kind
B2
Abstract

According to one embodiment, there is provided a semiconductor memory device including a first chip, a second chip and a third chip. In the first chip, plural first conductive layers are stacked via a first insulating layer. In the second chip, plural second conductive layers are stacked via a second insulating layer. A number of stack layers in the plural first conductive layers and a number of stack layers in the plural second conductive layers are different from each other.

Claims (48)

1. A semiconductor memory device comprising:

a first chip;

a second chip bonded to the first chip; and

a third chip bonded to the second chip on a side opposite to the first chip,

wherein the first chip includes:

plural first conductive layers stacked via a first insulating layer;

a first semiconductor film extending in a stack direction through the plural first conductive layers;

a first insulating film disposed between the plural first conductive layers and the first semiconductor film; and

a first charge storage film disposed between the first insulating film and the first semiconductor film,

the second chip includes:

plural second conductive layers stacked via a second insulating layer;

a second semiconductor film extending in the stack direction through the plural second conductive layers;

a second insulating film disposed between the plural second conductive layers and the second semiconductor film; and

a second charge storage film disposed between the second insulating film and the second semiconductor film, and

a film thickness of the first charge storage film and a film thickness of the second charge storage film are different from each other in a direction intersecting the stack direction.

2. The semiconductor memory device according to claim 1 ,

wherein the film thickness of the first charge storage film is smaller than the film thickness of the second charge storage film.

3. The semiconductor memory device according to claim 1 ,

wherein the film thickness of the first charge storage film is greater than the film thickness of the second charge storage film.

4. The semiconductor memory device according to claim 1 ,

wherein the film thickness of the first insulating film and the film thickness of the second insulating film are substantially equal to each other in the direction intersecting the stack direction.

5. The semiconductor memory device according to claim 1 ,

wherein the film thickness of the first semiconductor film and the film thickness of the second semiconductor film are substantially equal to each other in the direction intersecting the stack direction.

6. A semiconductor memory device comprising:

a first chip;

a second chip bonded to the first chip;

a third chip bonded to the second chip on a side opposite to the first chip,

wherein the first chip includes:

plural first conductive layers stacked via a first insulating layer;

a first semiconductor film extending in a stack direction through the plural first conductive layers;

a first insulating film disposed between the plural first conductive layers and the first semiconductor film;

a first charge storage film disposed between the first insulating film and the first semiconductor film; and

a third insulating film disposed between the first charge storage film and the first semiconductor film,

the second chip includes:

plural second conductive layers stacked via a second insulating layer;

a second semiconductor film extending in the stack direction through the plural second conductive layers;

a second insulating film disposed between the plural second conductive layers and the second semiconductor film;

a second charge storage film disposed between the second insulating film and the second semiconductor film; and

a fourth insulating film disposed between the second charge storage film and the second semiconductor film, and

a film thickness of the third insulating film and a film thickness of the fourth insulating film are different from each other in a direction intersecting the stack direction.

7. The semiconductor memory device according to claim 6 ,

wherein the film thickness of the third insulating film is smaller than the film thickness of the fourth insulating film.

8. The semiconductor memory device according to claim 6 ,

wherein the film thickness of the third insulating film is greater than the film thickness of the fourth insulating film.

9. The semiconductor memory device according to claim 6 ,

wherein the film thickness of the first charge storage film and the film thickness of the second charge storage film are substantially equal to each other in the direction intersecting the stack direction.

10. The semiconductor memory device according to claim 6 ,

wherein the film thickness of the first semiconductor film and the film thickness of the second semiconductor film are substantially equal to each other in the direction intersecting the stack direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2023
From: NAKATSUKA, KEISUKE; UCHIYAMA, YASUHIRO
To: KIOXIA CORPORATION
Reel/Frame 064085/0114 →
Priority Claims (1)
JP 2022-089484 · Jun 1, 2022 · national
Continuity (1)
Related Publication 20230395500A1 · Dec 7, 2023
References Cited (15)
US 9514827B1 · Nam et al. · 2016 [cited by applicant]
US 9799404B2 · Nam et al. · 2017 [cited by applicant]
US 9851912B2 · Nam et al. · 2017 [cited by applicant]
US 10074667B1 · Higashi et al. · 2018 [cited by applicant]
US 10297578B2 · Tagami et al. · 2019 [cited by applicant]
US 11641738B2 · Yang et al. · 2023 [cited by applicant]
US 20110249498A1 · Tokiwa et al. · 2011 [cited by applicant]
US 20180261575A1 · Tagami · 2018 [cited by examiner]
US 20200058676A1 · Ono · 2020 [cited by examiner]
US 20200381408A1 · Liu · 2020 [cited by examiner]
US 20230240068A1 · Yang et al. · 2023 [cited by applicant]
CN 106328199A · 2017 [cited by applicant]
CN 113130504A · 2021 [cited by applicant]
JP 2018148071A · 2018 [cited by applicant]
JP 2018152419A · 2018 [cited by applicant]