IP Library › Granted Patent US 12,438,039
Granted Patent B2
US 12,438,039 · App. 18/185,481 · Granted Oct 7, 2025

Air gap in beol interconnect

Inventors: Ashim Dutta (Clifton Park, NY); Son Nguyen (Schenectady, NY); Matthew T. Shoudy (Guilderland, NY); Chih-Chao Yang (Glenmont, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L21/7682H01L21/76843H01L23/53238H01L23/53266H01L23/5329
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,438,039
App. No.
18/185,481
Granted
Oct 7, 2025
Kind
B2
Abstract

A first BEOL layer, including a first and a second signal line, a conformal dielectric surrounding an upper portion of a vertical sidewall of each of the first signal line and the second signal line, an air gap between the first and the second signal line, a vertical side boundary of the air gap is a vertical side surface of the first signal line. Forming a first and a second metal line in a sacrificial material in a first BEOL layer, removing the sacrificial material, forming a conformal dielectric surrounding vertical side surfaces of the first and the second metal line, an air gap between the first and the second metal line exposes an upper horizontal surface of a dielectric layer below the first BEOL layer, growing a dielectric selectively from an upper portion of the conformal dielectric, the air gap remains between the first and the second metal line.

Claims (51)

1. A semiconductor device comprising:

a first back end of line (BEOL) layer, the first BEOL layer comprising a first signal line and a second signal line; and

a conformal dielectric surrounding vertical sidewalls of each of the first signal line and the second signal line;

an air gap between the first signal line and the second signal line,

wherein a vertical side boundary of the air gap is a vertical side surface of the conformal dielectric.

2. The semiconductor device according to claim 1 , further comprising:

wherein a lower horizontal boundary of the air gap is a BEOL dielectric layer below the first BEOL layer.

3. The semiconductor device according to claim 1 , wherein

an upper horizontal boundary of the air gap is a second dielectric selectively grown from the conformal dielectric.

4. The semiconductor device according to claim 3 , wherein

the second dielectric selectively grown from the conformal dielectric meet between the first signal line and the second signal line.

5. The semiconductor device according to claim 1 , further comprising:

a thin metal liner surrounding a lower horizontal surface and vertical side surfaces of the first signal line and the second signal line.

6. The semiconductor device according to claim 4 , wherein

an upper horizontal surface of the conformal dielectric is a lower horizontal surface of a second dielectric selectively grown from the conformal dielectric.

7. A semiconductor device comprising:

a first back end of line (BEOL) layer, the first BEOL layer comprising a first signal line and a second signal line;

a conformal dielectric surrounding an upper portion of a vertical sidewall of each of the first signal line and the second signal line; and

an air gap between the first signal line and the second signal line,

wherein a vertical side boundary of the air gap is a vertical side surface of the first signal line.

8. The semiconductor device according to claim 7 , wherein

a lower horizontal boundary of the air gap is a BEOL dielectric layer below the first BEOL layer.

9. The semiconductor device according to claim 7 , wherein

an upper horizontal boundary of the air gap is a second dielectric grown from the conformal dielectric.

10. The semiconductor device according to claim 9 , wherein

the second dielectric grown from the conformal dielectric meet between the first signal line and the second signal line.

11. The semiconductor device according to claim 7 , further comprising:

a thin metal liner surrounding a lower horizontal surface and vertical side surfaces of the first signal line and the second signal line.

12. The semiconductor device according to claim 7 , wherein

a vertical side surface of the conformal dielectric is a vertical side surface of a second dielectric grown from the conformal dielectric.

13. A method comprising:

forming a first metal line and a second metal line in a sacrificial material in a first back end of line (BEOL) layer;

removing the sacrificial material;

forming a conformal dielectric surrounding vertical side surfaces of the first metal line and the second metal line,

wherein an air gap between the first metal line and the second metal line exposes an upper horizontal surface of a dielectric layer below the first BEOL layer; and

growing a dielectric selectively from an upper portion of the conformal dielectric, wherein

the air gap remains between the first metal line and the second metal line.

14. The method according to claim 13 , further comprising:

forming a second sacrificial material between the first metal line and the second metal line in the gap.

15. The method according to claim 14 , further comprising:

removing the second sacrificial material.

16. The method according to claim 13 , wherein

a vertical side boundary of the air gap is a vertical side surface of the conformal dielectric.

17. The method according to claim 13 , further comprising:

a thin metal liner surrounding a lower horizontal surface and vertical side surfaces of the first signal line and the second signal line.

18. The method according to claim 13 , further comprising:

an upper horizontal boundary of the air gap is a second dielectric grown from the conformal dielectric.

19. The method according to claim 18 , further comprising:

the second dielectric selectively grown from the conformal dielectric meet between the first signal line and the second signal line.

20. The method according to claim 13 , wherein

an upper horizontal surface of the conformal dielectric is a lower horizontal surface of a second dielectric grown from the conformal dielectric.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2023
From: DUTTA, ASHIM; NGUYEN, SON; SHOUDY, MATTHEW T.; YANG, CHIH-CHAO
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 063015/0454 →
Continuity (1)
Related Publication 20240312834A1 · Sep 19, 2024
References Cited (26)
US 7928003B2 · Naik · 2011 [cited by applicant]
US 9041217B1 · Bristol · 2015 [cited by examiner]
US 9449871B1 · Bergendahl · 2016 [cited by applicant]
US 9613851B2 · Nitta · 2017 [cited by applicant]
US 9859151B1 · Zhu · 2018 [cited by applicant]
US 10665499B2 · Reshotko · 2020 [cited by applicant]
US 10727114B2 · Bruce · 2020 [cited by applicant]
US 11430690B2 · Cheng · 2022 [cited by applicant]
US 20090239375A1 · Riess · 2009 [cited by examiner]
US 20110193230A1 · Nogami · 2011 [cited by examiner]
US 20160118341A1 · Wei · 2016 [cited by examiner]
US 20170317025A1 · Briggs · 2017 [cited by applicant]
US 20190279896A1 · Singh · 2019 [cited by examiner]
US 20220102192A1 · Su · 2022 [cited by examiner]
US 20220350262A1 · Yang · 2022 [cited by examiner]
US 20230197607A1 · Xie · 2023 [cited by examiner]
US 20230360964A1 · Zhu · 2023 [cited by examiner]
US 20240321630A1 · Xie · 2024 [cited by examiner]
CN 110556335A · 2019 [cited by examiner]
CN 113540032A · 2021 [cited by examiner]
WO WO2018118088A1 · 2018 [cited by examiner]
Chen et al., “Fully Self-Aligned Via Integration for Interconnect Scaling Beyond 3nm Node”, 2021 IEEE, IEDM21, pp. 22.1.1-22.1.4. [cited by applicant]
Nguyen et al., “Advanced ultrathin nano layers selective Cobalt and conformal SiN conformal caps for sub-20 nm Copper/Low k interconnects”, ALD AMAT 2013, 3 pages. [cited by applicant]
Nguyen et al., “Selective deposition of AlOx for Fully Aligned via in nano Cu interconnects”, 2021 IEEE International Interconnect Technology Conference(IITC), Jul. 6-9, 2021 Online, pp. 1-2. [cited by applicant]
Pattison et al., “Surface Initiated Polymer Thin Films for the Area Selective Deposition and Etching of Metal Oxides”, ACSNano. Apr. 28, 2020;14(4):4276-4288. doi: 10.1021/acsnano.9b09637. Epub Mar. 18, 2020, 1 page. [cited by applicant]
Priyadarshini et al., “Advanced Metal and Dielectric Barrier Cap Film for Cu Low k Interconnects”, Conference Paper May 2014, 4 pages. [cited by applicant]