IP Library › Granted Patent US 12,525,183
Granted Patent B2
US 12,525,183 · App. 18/262,322 · Granted Jan 13, 2026

Display panel and display apparatus

Inventors: Zhidong Yuan (Beijing, CN); Yongqian Li (Beijing, CN); Can Yuan (Beijing, CN); Liu Wu (Beijing, CN)
Assignees: HEFEI BOE JOINT TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3233G09G3/32G09G3/3258G09G2300/0426G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,525,183
App. No.
18/262,322
Granted
Jan 13, 2026
Kind
B2
Abstract

A display panel includes a first pixel driving circuit and a second pixel driving circuit. A data writing transistor and a driving transistor in the first pixel driving circuit, a driving transistor and a data writing transistor in the second pixel driving circuit are sequentially arranged. In the first pixel driving circuit, a first electrode plate of a capacitor is coupled to the driving transistor at a first coupling position and coupled to a first light-emitting device at a second coupling position located at a side of the first coupling position away from the data writing transistor. In the second pixel driving circuit, a first electrode plate of a capacitor is coupled to the driving transistor at a third coupling position and coupled to a second light-emitting device at a fourth coupling position located between the third coupling position and the data writing transistor.

Claims (61)

1 . A display panel, comprising:

a data line;

a first light-emitting device and a second light-emitting device; and

a first pixel driving circuit and a second pixel driving circuit each including a capacitor, a driving transistor and a data writing transistor; the data writing transistor being coupled to the data line and the driving transistor, and the capacitor including a first electrode plate and a second electrode plate, wherein

the data writing transistor in the first pixel driving circuit, the driving transistor in the first pixel driving circuit, the driving transistor in the second pixel driving circuit and the data writing transistor in the second pixel driving circuit are sequentially arranged along an extending direction of the data line;

the first electrode plate in the first pixel driving circuit is coupled to the driving transistor in the first pixel driving circuit at a first coupling position, and is coupled to the first light-emitting device at a second coupling position; the second coupling position is located at a side of the first coupling position away from the data writing transistor in the first pixel driving circuit; and

the first electrode plate in the second pixel driving circuit is coupled to the driving transistor in the second pixel driving circuit at a third coupling position, and is coupled to the second light-emitting device at a fourth coupling position; the fourth coupling position is located between the third coupling position and the data writing transistor in the second pixel driving circuit.

2 . The display panel according to claim 1 , wherein

the driving transistor includes an active layer, and the active layer of the driving transistor includes a plurality of semiconductor segments that are sequentially distributed along the extending direction of the data line and coupled to each other, and an extending direction of a semiconductor segment in the plurality of semiconductor segments intersects the extending direction of the data line;

the second coupling position is located at a side of a plurality of semiconductor segments in the first pixel driving circuit away from the first coupling position; and

the fourth coupling position is located at a side of a plurality of semiconductor segments in the second pixel driving circuit proximate to the third coupling position.

3 . The display panel according to claim 1 , further comprising:

a first transfer pattern;

a first insulating layer located between the first transfer pattern and the first electrode plate in the first pixel driving circuit, the first insulating layer having a first through hole located at the second coupling position; and

a second insulating layer located between the first transfer pattern and the first light-emitting device, the second insulating layer having a second through hole located at the second coupling position;

wherein the first transfer pattern is coupled to the first electrode plate in the first pixel driving circuit at the first through hole, and is coupled to the first light-emitting device at the second through hole;

the first through hole and the second through hole are staggered in a thickness direction of the display panel.

4 . The display panel according to claim 3 , further comprising:

a second transfer pattern;

wherein the first insulating layer is also located between the second transfer pattern and the first electrode plate in the second pixel driving circuit, and the first insulating layer further has a third through hole located at the fourth coupling position;

the second insulating layer is also located between the second transfer pattern and the second light-emitting device, and the second insulating layer further has a fourth through hole located at the fourth coupling position;

the second transfer pattern is coupled to the first electrode plate in the second pixel driving circuit at the third through hole, and is coupled to the second light-emitting device at the fourth through hole; and

the third through hole and the fourth through hole are staggered in the thickness direction of the display panel.

5 . The display panel according to claim 4 , wherein

a line connecting centers of the first through hole and the second through hole intersects a line connecting centers of the third through hole and the fourth through hole.

6 . The display panel according to claim 4 , wherein

the first transfer pattern and the second transfer pattern each are substantially in a shape of a rectangle; and

the first through hole and the second through hole are sequentially arranged along a long side of the first transfer pattern, and the third through hole and the fourth through hole are sequentially arranged along a long side of the second transfer pattern.

7 . The display panel according to claim 6 , wherein

the long side of the first transfer pattern is substantially parallel to the extending direction of the data line, and the long side of the second transfer pattern intersects the extending direction of the data line.

8 . The display panel according to claim 4 , wherein

in the extending direction of the data line, a distance between the second through hole and the fourth through hole is substantially equal to a pixel dimension of the display panel.

9 . The display panel according to claim 1 , wherein

the first electrode plate in the first pixel driving circuit and the first electrode plate in the second pixel driving circuit have different shapes, and an overlapping area between the first electrode plate and the second electrode plate in the first pixel driving circuit is equal to an overlapping area between the first electrode plate and the second electrode plate in the second pixel driving circuit.

10 . The display panel according to claim 9 , wherein

the second electrode plate in the first pixel driving circuit and the second electrode plate in the second pixel driving circuit have different shapes.

11 . The display panel according to claim 1 , wherein

a gate of the data writing transistor in each of the first pixel driving circuit and the second pixel driving circuit includes two first sub-gates coupled to each other, the data writing transistor has a first groove, and the first groove separates the two first sub-gates; and

an opening of the first groove in the first pixel driving circuit and an opening of the first groove in the second pixel driving circuit face each other.

12 . The display panel according to claim 1 , wherein

the driving transistor in each of the first pixel driving circuit and the second pixel driving circuit includes: a gate, a first electrode and a second electrode; the second electrode of the driving transistor is coupled to the first electrode plate in a same pixel driving circuit:

the first pixel driving circuit and the second pixel driving circuit each further include a reference signal transistor, and the reference signal transistor includes: a gate, a first electrode and a second electrode; the first electrode of the reference signal transistor is configured such that a reference signal is written into the first electrode of the reference signal transistor, and the second electrode of the reference signal transistor is coupled to the second electrode plate and the gate of the driving transistor in a same pixel driving circuit; and

in the same pixel driving circuit, the reference signal transistor is located at a side of the data writing transistor away from the driving transistor.

13 . The display panel according to claim 12 , further comprising:

a reference signal connection line located at a side of the reference signal transistor in the second pixel driving circuit away from the data writing transistor in the second pixel driving circuit, wherein the reference signal connection line intersects the data line and is insulated from the data line, and the reference signal connection line is coupled to the reference signal transistor in the second pixel driving circuit and configured to provide the written reference signal.

14 . The display panel according to claim 12 , wherein

the gate of the reference signal transistor includes two second sub-gates coupled to each other, the reference signal transistor has a second groove, and the second groove separates the two second sub-gates.

15 . The display panel according to claim 14 , wherein

a gate of the data writing transistor in each of the first pixel driving circuit and the second pixel driving circuit includes two first sub-gates coupled to each other, the data writing transistor has a first groove, and the first groove separates the two first sub-gates; and

in the first pixel driving circuit, openings of the first groove and the second groove face away from each other; and/or

in the second pixel driving circuit, openings of the first groove and the second groove face away from each other.

16 . The display panel according to claim 1 , wherein

the first pixel driving circuit further includes a first light-emitting control transistor, and the first light-emitting control transistor includes: a gate, a first electrode and a second electrode; the first electrode of the first light-emitting control transistor is configured such that a first light-emitting signal is written into the first electrode of the first light-emitting control transistor, and the second electrode of the first light-emitting control transistor is coupled to both a first electrode of the driving transistor in the first pixel driving circuit and a first electrode of the driving transistor in the second pixel driving circuit; the first light-emitting control transistor is located between the driving transistor in the first pixel driving circuit and the driving transistor in the second pixel driving circuit.

17 . The display panel according to claim 1 , wherein

the first pixel driving circuit further includes a first reset transistor, and the first reset transistor includes: a gate, a first electrode and a second electrode; the second electrode of the first reset transistor is configured such that a first initialization signal is written into the second electrode of the first reset transistor, and the first electrode of the first reset transistor is coupled to both a first electrode of the driving transistor in the first pixel driving circuit and a first electrode of the driving transistor in the second pixel driving circuit; the first reset transistor is located between the driving transistor in the first pixel driving circuit and the driving transistor in the second pixel driving circuit.

18 . A display apparatus, comprising:

the display panel according to claim 1 .

19 . The display panel according to claim 1 , wherein

the first pixel driving circuit and the second pixel driving circuit each further include a second light-emitting control transistor, and the second light-emitting control transistor includes: a gate, a first electrode and a second electrode; the first electrode of the second light-emitting control transistor is configured such that a second light-emitting signal is written into the first electrode of the second light-emitting control transistor, and the second electrode of the second light-emitting control transistor is coupled to the first electrode of the driving transistor in a same pixel driving circuit; in the same pixel driving circuit, the second light-emitting control transistor is located at a side of the driving transistor away from the data writing transistor.

20 . The display panel according to claim 1 , wherein

the first pixel driving circuit and the second pixel driving circuit each further include a second reset transistor, and the second reset transistor includes: a gate, a first electrode and a second electrode; the second electrode of the second reset transistor is configured such that a second initialization signal is written into the second electrode of the second reset transistor, and the first electrode of the second reset transistor is coupled to the second electrode of the driving transistor in a same pixel driving circuit; in the same pixel driving circuit, the second reset transistor is located at a side of the driving transistor away from the data writing transistor.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 064329 FRAME: 0842. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 27, 2023
From: YUAN, ZHIDONG; LI, YONGQIAN; YUAN, CAN; WU, LIU
To: HEFEI BOE JOINT TECHNOLOGY CO.,LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 064418/0861 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2023
From: YUAN, ZHIDONG; LI, YONGQIAN; YUAN, CAN; WU, LIU
To: HEFEI BOE JOINT TECHNOLOGY CO.,LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 064329/0842 →
Continuity (1)
Related Publication 20250140182A1 · May 1, 2025
References Cited (17)
US 9129923B1 · Han · 2015 [cited by examiner]
US 11877482B2 · Yuan · 2024 [cited by examiner]
US 20060114193A1 · Kwak et al. · 2006 [cited by applicant]
US 20090295423A1 · Levey · 2009 [cited by examiner]
US 20150029238A1 · Kanda · 2015 [cited by examiner]
US 20210358420A1 · Yang et al. · 2021 [cited by applicant]
US 20210398492A1 · Zhang et al. · 2021 [cited by applicant]
US 20220036813A1 · Hwang et al. · 2022 [cited by applicant]
US 20220139329A1 · Bai · 2022 [cited by examiner]
US 20220180816A1 · Yuan et al. · 2022 [cited by applicant]
US 20240005869A1 · Zhang · 2024 [cited by examiner]
US 20240420640A1 · Hwang · 2024 [cited by examiner]
CN 105097867A · 2015 [cited by applicant]
CN 111028774A · 2020 [cited by applicant]
CN 114067754A · 2022 [cited by applicant]
CN 114080688A · 2022 [cited by applicant]
CN 111816123B · 2022 [cited by applicant]