IP Library › Granted Patent US 12,381,548
Granted Patent B2
US 12,381,548 · App. 18/263,404 · Granted Aug 5, 2025

Semiconductor device

Inventors: Makoto Sada (Kyoto, JP); Toru Takuma (Kyoto, JP); Shuntaro Takahashi (Kyoto, JP)
Assignee: Rohm Co., Ltd.
H03K17/08142H10D30/668H10D62/127H10D84/148H10D84/811
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,381,548
App. No.
18/263,404
Granted
Aug 5, 2025
Kind
B2
Abstract

A semiconductor device includes: a split-gate transistor connected between a drain electrode (output electrode OUT) and a ground electrode and having a plurality of individually controllable channel regions; an active clamp circuit configured to limit the output voltage VOUT appearing at the output electrode to a clamp voltage or below; and a gate control circuit configured to raise the ON resistance of the split-gate transistor gently (or stepwise) after the split-gate transistor is switched from the ON state to the OFF state before the active clamp circuit limits the output voltage VOUT.

Claims (29)

1. A semiconductor device, comprising:

a split-gate transistor connected between an output electrode and a ground electrode, the split-gate transistor having a plurality of individually controllable channel regions;

an active clamp circuit configured to limit an output voltage appearing at the output electrode to a clamp voltage or below; and

a gate control circuit configured to raise an ON resistance of the split-gate transistor gently or stepwise after the split-gate transistor is switched from an ON state to an OFF state before the active clamp circuit limits the output voltage.

2. The semiconductor device according to claim 1 , wherein

the split-gate transistor includes a first transistor and a second transistor configured to be connected in parallel between the output electrode and the ground electrode, and

the gate control circuit controls gates of the first and second transistors respectively so as to keep the first and second transistors on in the ON state and keep the first and second transistors off in the OFF state.

3. The semiconductor device according to claim 2 , wherein

the gate control circuit decreases a gate-source voltage of the second transistor gently after the split-gate transistor is switched from the ON state to the OFF state before the active clamp circuit limits the output voltage.

4. The semiconductor device according to claim 3 , wherein

the gate control circuit includes:

a third transistor connected between the gate and a source of the second transistor and configured to be turned on and off according to an internal node voltage in the active clamp circuit; and

a capacitor connected between a gate and a source of the third transistor.

5. The semiconductor device according to claim 3 , wherein

the gate control circuit includes a current source connected between the gate and a source of the second transistor and configured to be turned on and off according to an internal node voltage in the active clamp circuit.

6. The semiconductor device according to claim 4 , wherein

the active clamp circuit includes:

a Zener diode configured to have a cathode connected to a drain of the first transistor; and

a diode configured to have

an anode connected to an anode of the Zener diode and

a cathode connected the gate of the first transistor or to a gate of a fourth transistor connected between the gate and the drain of the first transistor.

7. The semiconductor device according to claim 6 , wherein

the internal node voltage is a cathode voltage of the diode or a division voltage thereof.

8. An electronic device, comprising:

the semiconductor device according to claim 1 ; and

a load connected to the semiconductor device.

9. The electronic device according to claim 8 , wherein

the load is an inductive load.

10. A vehicle comprising the electronic device according to claim 8 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2023
From: SADA, MAKOTO; TAKUMA, TORU; TAKAHASHI, SHUNTARO
To: ROHM CO., LTD.
Reel/Frame 064466/0991 →
Priority Claims (1)
JP 2021-014497 · Feb 1, 2021 · national
Continuity (1)
Related Publication 20240088886A1 · Mar 14, 2024
References Cited (15)
US 9887011B1 · Hung · 2018 [cited by examiner]
US 20070085573A1 · Henzler · 2007 [cited by examiner]
US 20150162745A1 · Ikeda · 2015 [cited by examiner]
US 20190123541A1 · Takuma et al. · 2019 [cited by applicant]
US 20200403393A1 · Takuma et al. · 2020 [cited by applicant]
US 20210119006A1 · Aichinger · 2021 [cited by examiner]
US 20210143742A1 · Picard · 2021 [cited by examiner]
US 20220037872A1 · Takuma et al. · 2022 [cited by applicant]
US 20220038009A1 · Maruyama · 2022 [cited by examiner]
US 20220045208A1 · Okuda et al. · 2022 [cited by applicant]
US 20220352145A1 · Takuma et al. · 2022 [cited by applicant]
WO WO2017187785 · 2017 [cited by applicant]
WO WO2020130141 · 2020 [cited by applicant]
WO WO2021024813 · 2021 [cited by applicant]
International Search Report and Written Opinion in International Appln. No. PCT/JP2021/043544, mailed on Feb. 22, 2022, 15 pages (with machine translation). [cited by applicant]