IP Library Granted Patent US 12,520,423
Granted Patent B2
US 12,520,423 · App. 18/285,910 · Granted Jan 6, 2026

Method for manufacturing circuit board

Inventors: Kenji Iida (Nagano, JP); Norikazu Ozaki (Nagano, JP); Taiji Sakai (Nagano, JP); Takashi Nakagawa (Nagano, JP); Kenji Takano (Nagano, JP)
Assignee: FICT LIMITED
H05K1/116H05K3/382H05K3/4652H05K3/4682H05K2201/09509H05K2201/096
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,520,423
App. No.
18/285,910
Granted
Jan 6, 2026
Kind
B2
Abstract

The present invention addresses the problem of providing a circuit board for which the manufacturing process is short and which has a laminate surface having uniform flatness. As a solution to the problem, this method for manufacturing a circuit board includes: manufacturing a three-layer metal ( 58 ) having, on one surface thereof, a first metal layer ( 26 ) formed in a pattern shape; manufacturing unit structures ( 60 ) each having the first metal layer ( 26 ), a cured first insulating base material ( 22 ) filled with a cured first conductive paste ( 32 ), a second metal layer ( 28 ), and a semi-cured second insulating base material ( 24 ) filled with a semi-cured second conductive paste ( 36 ); joining together the first insulating base material ( 22 ) in one unit structure ( 60 ) among a plurality of the unit structures with the second insulating base material ( 24 ) in another unit structure ( 60 ); and layering the plurality of unit structures ( 60 ).

Claims (14)

1 . A method for manufacturing a circuit board, comprising:

a process of manufacturing a first metal layer being formed into a pattern shape by disposing, on a surface of a first metal foil that is opposite to a surface on which a first insulating base material is to be laminated, a third metal layer containing a metal that is different from the first metal foil and a fourth metal layer in succession and etching the first metal foil from a direction in which the first insulating base material is laminated;

a process of removing a portion of the third metal layer by etching from the direction in which the first insulating base material is laminated;

a process of manufacturing a cured first insulating base material in which the first metal layer being formed into a pattern shape is disposed at a first surface, a second metal layer being formed into a pattern shape is disposed at a second surface, and a first through hole that is formed between the first metal layer and the second metal layer is filled with a first conductive paste that connects the first metal layer and the second metal layer;

a process of removing the entire fourth metal layer by etching;

a process of removing the entire third metal layer by etching;

a process of manufacturing a unit component including the first insulating base material and a semi-cured second insulating base material that is disposed on a side of the first insulating base material corresponding to the second surface and in which a second through hole communicating with the second metal layer is filled with a second conductive paste connected to the second metal layer; and

a process of laminating a plurality of unit components by joining to one another the first insulating base material of one of the plurality of the unit components and the second insulating base material of another unit component of the plurality of the unit components.

2 . The method for manufacturing the circuit board according to claim 1 further comprising:

a process of performing surface roughening on a surface of the first metal layer on which the first insulating base material is to be laminated and a surface of the fourth metal layer on which the first insulating base material is to be laminated such that an arithmetic average roughness (Ra) of the surface of the first metal layer and the surface of the fourth metal layer is 1.0 μm to 2.0 μm; and

a process of performing surface roughening on a surface of the first metal layer on which the second insulating base material is to be laminated and a surface of the second metal layer on which the second insulating base material is to be laminated such that an arithmetic average roughness (Ra) of the surface of the first metal layer and the surface of the second metal layer is 1.0 μm to 2.0 μm.

3 . The method for manufacturing the circuit board according to claim 1 , wherein first metal layer is formed into a trapezoidal shape in which a diameter decreases from a side corresponding to the first surface of the first insulating base material toward a side corresponding to the second surface, and

the second metal layer is formed into a trapezoidal shape in which a diameter decreases from a side corresponding to the first surface of the second insulating base material toward a side corresponding to the second surface.

4 . The method for manufacturing the circuit board according to claim 1 , wherein the first metal layer of the unit component is embedded in the first insulating base material, and the second metal layer of the unit component is embedded in the second insulating base material in the process of manufacturing the unit component.

Assignments (3)
CHANGE OF NAME Recorded Apr 23, 2026
From: FM HOLDINGS CO., LTD.
To: FICT LIMITED
Reel/Frame 075466/0044 →
MERGER AND CHANGE OF NAME Recorded Dec 22, 2025
From: FICT LIMITED; FM HOLDINGS CO., LTD.
To: FM HOLDINGS CO., LTD.
Reel/Frame 074019/0640 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2023
From: IIDA, KENJI; OZAKI, NORIKAZU; SAKAI, TAIJI; NAKAGAWA, TAKASHI; TAKANO, KENJI
To: FICT LIMITED
Reel/Frame 065146/0389 →
Priority Claims (1)
JP 2021-071250 · Apr 20, 2021 · national
Continuity (1)
Related Publication 20240188216A1 · Jun 6, 2024
References Cited (20)
US 6440542B1 · Kariya · 2002 [cited by examiner]
US 7523545B2 · Kumar · 2009 [cited by examiner]
US 8481424B2 · Takahashi · 2013 [cited by examiner]
US 8525356B2 · Nakamura · 2013 [cited by examiner]
US 8754336B2 · Kaneko · 2014 [cited by examiner]
US 20100175806A1 · Shiraishi et al. · 2010 [cited by applicant]
US 20160338193A1 · Kanai · 2016 [cited by examiner]
US 20220061158A1 · Jung · 2022 [cited by examiner]
JP 20038225A · 2003 [cited by applicant]
JP 2004128170A · 2004 [cited by applicant]
JP 2004158671A · 2004 [cited by applicant]
JP 2005072328A · 2005 [cited by examiner]
JP 200666738A · 2006 [cited by applicant]
JP 2006210524A · 2006 [cited by applicant]
JP 2010161298A · 2010 [cited by applicant]
JP 201754964A · 2017 [cited by applicant]
KR 1020150013008A · 2015 [cited by applicant]
KR 1020200070773A · 2020 [cited by applicant]
Office Action dated Nov. 26, 2024, issued in KR Application No. 10-2023-7030737, with English translation. (11 pages). [cited by applicant]
International Search Report dated Apr. 19, 2022, issued in counterpart International Application No. PCT/JP2022/005608, with English Translation. (4 pages). [cited by applicant]