IP Library Granted Patent US 11,983,349
Granted Patent B2
US 11,983,349 · App. 18/342,912 · Granted May 14, 2024

Display device with sensor

Inventors: Hiroyuki Abe (Tokyo, JP); Yoshinori Aoki (Tokyo, JP); Kazune Matsumura (Tokyo, JP); Masateru Morimoto (Tokyo, JP)
Assignee: Japan Display Inc.
G06F3/0412G06F3/0416G06F3/044G06F3/0443G06F3/0446G02F1/13338G02F1/134309G02F2201/56G09G3/3648G09G2300/0413G09G2300/0426G09G2310/0232G09G2310/0281
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,983,349
App. No.
18/342,912
Granted
May 14, 2024
Kind
B2
Abstract

According to an aspect, a display device with a sensor includes: a substrate including a display region and a peripheral region on a periphery of the display region; detection electrodes arranged in a row-column configuration in the display region; and detection lines coupled to the respective detection electrodes. A shape of the substrate in a plan view includes a curve of a curved portion. The detection electrodes include a first electrode and a second electrode having a shape different from that of the first electrode in a plan view. The second electrode is juxtaposed with the curved portion. The detection lines each include a first line coupled to the first electrode and a second line coupled to the second electrode. The second line passes from the display region across the peripheral region and extends to a position overlapping with the second electrode in a plan view.

Claims (54)

1. A display device comprising:

a base substrate;

a plurality of detection electrodes arranged in a matrix;

a plurality of pixel electrodes;

a pixel transistor;

a first dummy transistor;

a second dummy transistor; and

a gate line coupling a gate of the pixel transistor, a gate of the first dummy transistor, and a gate of the second dummy transistor;

wherein

the base substrate includes a curved portion in a perimeter of the base substrate, in a plan view,

the detection electrodes include a first detection electrode,

the second dummy transistor is located between the curved portion of the base substrate and the first dummy transistor along the gate line,

the first dummy transistor is located between the second dummy transistor and the pixel transistor along the gate line,

each of the pixel transistor, the first dummy transistor, and the second dummy transistor includes a semiconductor having a J-shape and intersecting the gate line at two points,

the pixel transistor is connected to one of the pixel electrodes,

the first dummy transistor is connected to none of the pixel electrodes,

the second dummy transistor is connected to none of the pixel electrodes, and

the first detection electrode overlaps the pixel transistor, the first dummy transistor, and the second dummy transistor.

2. The display device according to claim 1 , wherein

the semiconductor having the J-shape includes a first line portion and a second line portion,

the first line portion intersects the gate line,

the second line portion intersects the gate line, and

the first line portion is longer than the second line portion.

3. The display device according to claim 2 , further comprising a plurality of signal lines including a first signal line and a second signal line,

wherein

the first signal line is connected to the first line portion of the pixel electrode,

the second signal line is connected to the first line portion of the first dummy transistor, and

the semiconductor of the second dummy transistor is connected to none of the signal lines.

4. The display device according to claim 2 , wherein

a width of the second line portion of the first dummy transistor is greater than a width of the second line portion of the pixel transistor, and

the width of the second line portion of the first dummy transistor is greater than a width of the second line portion of the second dummy transistor.

5. The display device according to claim 4 , wherein a distance between the first line portion and the second line portion of the pixel transistor is greater than a distance between the first line portion and the second line portion of the second dummy transistor.

6. The display device according to claim 4 , wherein a distance between the first line portion and the second line portion of the first dummy transistor is greater than a distance between the first line portion and the second line portion of the second dummy transistor.

7. The display device according to claim 1 , wherein

the first detection electrode includes a first opening, a second opening, and a third opening,

the gate of the pixel transistor overlaps the first opening,

the gate of the first dummy transistor overlaps the second opening, and

the gate of the second dummy transistor overlaps the third opening.

8. The display device according to claim 1 , further comprising an organic film disposed between the base substrate and the detection electrodes,

wherein

the pixel transistor, the first dummy transistor, and the second dummy transistor are disposed between the base substrate and the organic film,

the organic film includes a hole,

the one of the pixel electrodes is connected to the pixel transistor thorough the hole,

the first dummy transistor is entirely overlapped by the organic film, and

the second dummy transistor is entirely overlapped by the organic film.

9. The display device according to claim 1 , wherein

the pixel transistor is arranged in a display region,

the first dummy transistor is arranged in a first dummy pixel region outside of the display region,

the second dummy transistor is arranged in a second dummy pixel region outside of the first dummy pixel region, and

the first detection electrode overlaps the first dummy pixel region and the second dummy pixel region.

10. The display device according to claim 9 , further comprising a detection line connected to the first detection, wherein

a part of the detection line overlaps the first dummy pixel region or the second dummy pixel region.

11. The display device according to claim 10 , wherein

the detection line passes from the display region across the first dummy pixel region or the second dummy pixel region and extends to a position overlapping with the first detection electrode, in a plan view.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 28, 2023
From: ABE, HIROYUKI; AOKI, YOSHINORI; MATSUMURA, KAZUNE; MORIMOTO, MASATERU
To: JAPAN DISPLAY INC.
Reel/Frame 064148/0719 →
Priority Claims (1)
JP 2018-035887 · Feb 28, 2018 · national
Continuity (6)
Continuation 18065139 · Dec 13, 2022
Continuation 17739382 · May 9, 2022
Continuation 17221957 · Apr 5, 2021
Continuation 17065945 · Oct 8, 2020
Continuation 16281217 · Feb 21, 2019
Related Publication 20230341964A1 · Oct 26, 2023