IP Library › Granted Patent US 12,500,600
Granted Patent B2
US 12,500,600 · App. 18/344,323 · Granted Dec 16, 2025

Digital-to-analog converter and electronic device

Inventor: Xin Huang (Shenzhen, CN)
Assignee: Huawei Technologies Co., Ltd.
H03M1/74
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,500,600
App. No.
18/344,323
Granted
Dec 16, 2025
Kind
B2
Abstract

Embodiments of this application provide example digital-to-analog converters and electronic devices, and relate to the field of electronic technologies. The digital-to-analog converter includes a current source array and a switch array, and the current source array includes a plurality of active current source units. A metal is filled above the plurality of active current source units. The switch array includes a plurality of switch units. Control ends of the plurality of switch units are configured to receive control signals, and input ends of the plurality of switch units are respectively configured to receive corresponding currents provided by the plurality of active current source units. Output ends of the plurality of switch units are coupled to an output end of the digital-to-analog converter, and are configured to output analog signals.

Claims (49)

1 . A digital-to-analog converter, comprising:

a current source array and a switch array, wherein:

the current source array comprises a plurality of active current source units;

a metal is filled above the plurality of active current source units, wherein the metal generates stress applied to the plurality of active current source units;

the switch array comprises a plurality of switch units, wherein:

control ends of the plurality of switch units are configured to receive control signals; and

input ends of the plurality of switch units are configured to receive corresponding currents provided by the plurality of active current source units; and

output ends of the plurality of switch units are coupled to an output end of the digital-to-analog converter, wherein the output ends are configured to output analog signals.

2 . The digital-to-analog converter according to claim 1 , wherein:

the current source array further comprises a plurality of virtually connected current source units; and

a metal is filled above the plurality of virtually connected current source units.

3 . The digital-to-analog converter according to claim 1 , wherein the metal filled above the plurality of active current source units comprises at least one of a top layer metal or a sub-top layer metal.

4 . The digital-to-analog converter according to claim 1 , wherein:

the plurality of active current source units have a weight proportional relationship; and

weights of the plurality of active current source units are related to at least one of a quantity of transistors in the plurality of active current source units or sizes of the transistors in the plurality of active current source units.

5 . The digital-to-analog converter according to claim 1 , wherein:

the plurality of switch units have a weight proportional relationship; and

weights of the plurality of switch units are related to at least one of a quantity of transistors in the plurality of switch units or sizes of the transistors in the plurality of switch units.

6 . The digital-to-analog converter according to claim 1 , wherein:

the current source array comprises a first active current source unit and a second active current source unit, wherein the first active current source unit has a first weight and the second active current source unit has a second weight, wherein the first weight is greater than or equal to the second weight, and, at a same metal layer, a metal filling area on the first active current source unit is greater than or equal to a metal filling area on the second active current source unit.

7 . The digital-to-analog converter according to claim 6 , wherein at a same metal layer, a proportional relationship between the metal filling area on the first active current source unit and the metal filling area on the second active current source unit is consistent with a proportional relationship between the first weight and the second weight.

8 . The digital-to-analog converter according to claim 6 , wherein:

the current source array further comprises a third active current source unit, and the third active current source unit has a third weight; and

the third weight is less than the second weight, and, at a same metal layer, a metal filling area on the third active current source unit is less than the metal filling area on the second active current source unit.

9 . The digital-to-analog converter according to claim 8 , wherein, at a same metal layer, a proportional relationship between the metal filling area on the first active current source unit, the metal filling area on the second active current source unit, and the metal filling area on the third active current source unit is consistent with a proportional relationship between the first weight, the second weight, and the third weight.

10 . The digital-to-analog converter according to claim 9 , wherein the proportional relationship between the first weight, the second weight, and the third weight is a binary proportional relationship.

11 . The digital-to-analog converter according to claim 1 , wherein a metal filling manner on the active current source units is at least one of strip-shaped cover filling or dot-shaped filling.

12 . The digital-to-analog converter according to claim 2 , wherein if a layout area of the current source array exceeds a first threshold, a proportion of a total area of the metals filled above the plurality of active current source units and the plurality of virtually connected current source units to the layout area of the current source array is at least 5%.

13 . An electronic device, comprising:

a transceiver chip and a digital-to-analog converter, wherein the digital-to-analog converter is disposed in the transceiver chip, and wherein the digital-to-analog converter comprises:

a current source array and a switch array, wherein the current source array comprises a plurality of active current source units;

a metal is filled above the plurality of active current source units, wherein the metal generates stress applied to the plurality of active current source units,

the switch array comprises a plurality of switch units, wherein control ends of the plurality of switch units are configured to receive control signals, and wherein input ends of the plurality of switch units are configured to receive corresponding currents provided by the plurality of active current source units; and

output ends of the plurality of switch units are coupled to an output end of the digital-to-analog converter, and are configured to output analog signals.

14 . The electronic device according to claim 13 , further comprising a baseband processing chip, wherein the baseband processing chip is coupled to the transceiver chip.

15 . The electronic device according to claim 14 , further comprising a printed circuit board, wherein the transceiver chip and the baseband processing chip are disposed on the printed circuit board.

16 . The electronic device according to claim 13 , wherein:

the current source array further comprises a plurality of virtually connected current source units; and

a metal is filled above the plurality of virtually connected current source units.

17 . The electronic device according to claim 13 , wherein the metal filled above the plurality of active current source units comprises at least one of a top layer metal or a sub-top layer metal.

18 . The electronic device according to claim 13 , wherein:

the plurality of active current source units have a weight proportional relationship; and

weights of the plurality of active current source units are related to a quantity of transistors in the plurality of active current source units or sizes of the transistors in the plurality of active current source units.

19 . The electronic device according to claim 13 , wherein:

the plurality of switch units have a weight proportional relationship; and

weights of the plurality of switch units are related to a quantity of transistors in the plurality of switch units or sizes of the transistors in the plurality of switch units.

20 . The electronic device according to claim 13 , wherein:

the current source array comprises a first active current source unit and a second active current source unit, the first active current source unit has a first weight, and the second active current source unit has a second weight; and

the first weight is greater than or equal to the second weight, and at a same metal layer, a metal filling area on the first active current source unit is greater than or equal to a metal filling area on the second active current source unit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2023
From: HUANG, XIN
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 064874/0680 →
Continuity (2)
Continuation PCTCN2020142247 · Dec 31, 2020
Related Publication 20230344443A1 · Oct 26, 2023
References Cited (34)
US 5483150A · Elliott · 1996 [cited by examiner]
US 6331830B1 · Song · 2001 [cited by examiner]
US 6417793B1 · Bugeja · 2002 [cited by examiner]
US 6897798B1 · Bicakci · 2005 [cited by examiner]
US 7042374B1 · Manganaro · 2006 [cited by examiner]
US 7561087B2 · Mechnig · 2009 [cited by examiner]
US 8471739B2 · Choi · 2013 [cited by examiner]
US 9350372B2 · Chang · 2016 [cited by examiner]
US 9800259B1 · Chou et al. · 2017 [cited by applicant]
US 9991900B1 · Kabir · 2018 [cited by examiner]
US 10454487B1 · Sedighi · 2019 [cited by examiner]
US 10840929B1 · Weil · 2020 [cited by examiner]
US 20070126616A1 · Cho · 2007 [cited by examiner]
US 20070146182A1 · Chen · 2007 [cited by examiner]
US 20080252501A1 · Mechnig · 2008 [cited by examiner]
US 20090224953A1 · Seo · 2009 [cited by examiner]
US 20120161993A1 · Choi · 2012 [cited by examiner]
US 20140159932A1 · Chang · 2014 [cited by examiner]
US 20140167988A1 · Hong · 2014 [cited by examiner]
US 20150048961A1 · Schafferer · 2015 [cited by examiner]
US 20150171878A1 · Schafferer · 2015 [cited by examiner]
US 20180160368A1 · Wu · 2018 [cited by examiner]
US 20210125941A1 · Delshadpour · 2021 [cited by examiner]
US 20220190839A1 · Yang · 2022 [cited by examiner]
CN 107153719A · 2017 [cited by applicant]
Geert Van Der Plas et al. “Layout Synthesis Methodology for Array-Type Analog Blocks” Jun. 1, 2002, IEEE vol. 21, No. 6, XP011070601, ISSN:0278-0070, IEEE Transactions on Computer-Aided Design of Integrated Circuit and … [cited by examiner]
IEEE vol. 22, No. 6 Jun. 1, 2002, A layout Synthesis Methodology for Array-Type Analog (Year: 2002). [cited by examiner]
Van Der Plas et al., “A Layout Synthesis Methodology for Array-Type Analog Blocks,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21 , No. 6, Jun. 1, 2002, 17 pages. [cited by applicant]
Bastos et al., “12-Bit Intrinsic Accuracy High-Speed CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1, 1998, pp. 1959-1969. [cited by applicant]
Extended European Search Report in European Appin. No. 20967776.4, mailed on Jan. 16, 2024, 9 pages. [cited by applicant]
Van Der Plas et al., “A Layout Synthesis Methodology for Array-Type Analog Blocks,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 6, Jun. 2002, 17 pages. [cited by applicant]
Bastos et al., “A 12-Bit Intrisic Accuracy High-Speed CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, 11 pages. [cited by applicant]
International Search Report and Written Opinion in International Appln. No. PCT/CN2020/142247, mailed on Sep. 28, 2021, 18 pages (with English translation). [cited by applicant]
Extended European Search Report in European Appln No. 20967776.4, dated Jan. 16, 2024, 9 pages. [cited by applicant]