IP Library › Granted Patent US 12,471,324
Granted Patent B2
US 12,471,324 · App. 18/345,678 · Granted Nov 11, 2025

Power semiconductor device having an electrode with an embedded material

Inventors: Stefan Karner (Klagenfurt, AT); Oliver Blank (Villach, AT); Günter Denifl (Annenheim, AT); Germano Galasso (Unterhaching, DE); Saurabh Roy (Villach, AT); Hans-Joachim Schulze (Taufkirchen, DE); Michael Stadtmueller (Villach, AT)
Assignee: Infineon Technologies Austria AG
H10D30/794H10D30/668H10D30/792H10D64/117H10D64/513
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,471,324
App. No.
18/345,678
Granted
Nov 11, 2025
Kind
B2
Abstract

A semiconductor device is described. The semiconductor device includes: a semiconductor substrate; a trench formed in a first main surface of the semiconductor substrate; a field plate electrode in the trench and reaching a same level as the first main surface of the semiconductor substrate; an insulating material that separates the field plate electrode from the semiconductor substrate; and a material embedded in the field plate electrode. The field plate electrode is made of a different material than the material embedded in the field plate electrode. The trench adjoins a region of the semiconductor substrate through which current flows in a first direction during operation of the semiconductor device. Additional device embodiments and methods of producing the semiconductor device are also described.

Claims (36)

1 . A semiconductor device, comprising:

a semiconductor substrate;

a trench formed in a first main surface of the semiconductor substrate;

a field plate electrode in the trench and reaching a same level as the first main surface of the semiconductor substrate;

an insulating material that separates the field plate electrode from the semiconductor substrate; and

a material embedded in the field plate electrode,

wherein the field plate electrode comprises a different material than the material embedded in the field plate electrode,

wherein the trench adjoins a region of the semiconductor substrate through which current flows in a first direction during operation of the semiconductor device,

wherein the field plate electrode has a void,

wherein the material embedded in the field plate electrode lines sidewalls and a bottom of the void,

wherein an inner region of the void spaced inward from the sidewalls and the bottom of the void is unfilled.

2 . The semiconductor device of claim 1 , further comprising:

an additional trench formed in the first main surface of the semiconductor substrate and laterally spaced apart from the trench with the field plate electrode; and

a gate electrode disposed in the additional trench.

3 . The semiconductor device of claim 1 , wherein the material embedded in the field plate electrode comprises silicon oxide.

4 . The semiconductor device of claim 1 , wherein the semiconductor device is an n-channel device, and wherein the material embedded in the field plate electrode comprises a material selected from the group consisting of silicon oxide, silicon nitride, a piezoelectric material, and graphenic carbon.

5 . The semiconductor device of claim 1 , wherein the semiconductor device is a p-channel device, and wherein the material embedded in the field plate electrode comprises a material selected from the group consisting of silicon nitride, titanium nitride, tungsten, and a silicide.

6 . The semiconductor device of claim 1 , wherein the material embedded in the field plate electrode comprises a piezoelectric material, and wherein an additional electrode is embedded in the piezoelectric material.

7 . A semiconductor device, comprising:

a semiconductor substrate;

a first trench and a second trench formed in a first main surface of the semiconductor substrate and laterally spaced apart from one another;

a field plate electrode in the first trench and reaching a same level as the first main surface of the semiconductor substrate;

a field dielectric insulating material that separates the field plate electrode from the semiconductor substrate;

a gate electrode in the second trench;

a gate dielectric insulating material that separates the gate electrode from the semiconductor substrate; and

a material embedded in the field plate electrode,

wherein the field plate electrode comprises a different material than the material embedded in the field plate electrode,

wherein the field plate electrode has a void,

wherein the material embedded in the field plate electrode lines sidewalls and a bottom of the void, and

wherein an inner region of the void spaced inward from the sidewalls and the bottom of the void is unfilled.

8 . The semiconductor device of claim 7 , wherein the first trench is needle-shaped and the second trench is stripe-shaped.

9 . The semiconductor device of claim 7 , wherein the first trench is needle-shaped or stripe-shaped and the second trench is shaped as a grid that laterally surrounds the first trench.

10 . The semiconductor device of claim 7 , wherein the material embedded in the field plate electrode comprises silicon oxide.

11 . The semiconductor device of claim 7 , wherein the semiconductor device is an n-channel device, and wherein the material embedded in the field plate electrode comprises a material selected from the group consisting of silicon oxide, silicon nitride, a piezoelectric material, and graphenic carbon.

12 . The semiconductor device of claim 7 , wherein the semiconductor device is a p-channel device, and wherein the material embedded in the field plate electrode comprises a material selected from the group consisting of silicon nitride, titanium nitride, tungsten, and a silicide.

13 . The semiconductor device of claim 7 , wherein the material embedded in the field plate electrode comprises a piezoelectric material, and wherein an additional electrode is embedded in the piezoelectric material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2023
From: GALASSO, GERMANO; DENIFL, GÜNTER; SCHULZE, HANS-JOACHIM; STADTMUELLER, MICHAEL; BLANK, OLIVER; ROY, SAURABH; KARNER, STEFAN
To: INFINEON TECHNOLOGIES AUSTRIA AG
Reel/Frame 064131/0994 →
Continuity (2)
Continuation 17353119 · Jun 21, 2021
Related Publication 20230343871A1 · Oct 26, 2023
References Cited (9)
US 11728427B2 · Karner · 2023 [cited by examiner]
US 11824112B2 · Nishiguchi · 2023 [cited by examiner]
US 20110076817A1 · Hiller · 2011 [cited by examiner]
US 20120313161A1 · Grivna et al. · 2012 [cited by applicant]
US 20130241004A1 · Chen et al. · 2013 [cited by applicant]
US 20160149028A1 · Jin · 2016 [cited by examiner]
US 20160300914A1 · Sedlmaier · 2016 [cited by examiner]
US 20240186385A1 · Hsieh · 2024 [cited by examiner]
Hueting, Raymond J. E., et al., “On Device Architectures, Subthreshold Swing, and Power Consumption of the Piezoelectric Field-Effect Transistor”, IEEE Journal of the Electron Devices Society, vol. 3, No. 3, Apr. 22, 20… [cited by applicant]