IP Library › Granted Patent US 12,464,646
Granted Patent B2
US 12,464,646 · App. 18/372,937 · Granted Nov 4, 2025

Electronic device including printed circuit board

Inventors: Juho Kim (Suwon-si, KR); Woochul Park (Suwon-si, KR); Dongyeol Kwak (Suwon-si, KR); Juwon Kim (Suwon-si, KR); Yousok Min (Suwon-si, KR); Wonbin Jo (Suwon-si, KR); Sooyong Park (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H05K1/144H05K1/115H05K2201/042H05K2201/10378
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,464,646
App. No.
18/372,937
Granted
Nov 4, 2025
Kind
B2
Abstract

An electronic device includes a housing including a front surface, a rear surface that is opposite to the front surface, and a side surface enclosing an inner space between the front surface and the rear surface, a display that is visually exposed to the outside of the electronic device, and a printed circuit board that is in the inner space. The printed circuit board includes a plurality of circuit boards that are parallel to one another and include electrical elements and one or more interposers that are between the plurality of circuit boards and connecting a pair of circuit boards adjacent to each other in a height direction. The one or more interposers include one or more via holes, a via and one or more interposer through holes.

Claims (90)

1 . An electronic device comprising:

a housing comprising a front surface, a rear surface that is opposite to the front surface, and a side surface enclosing an inner space between the front surface and the rear surface; and

a printed circuit board disposed within the inner space, wherein the printed circuit board comprises:

a plurality of circuit boards that are substantially parallel to one another and comprise one or more electrical elements; and

one or more interposers disposed between the plurality of circuit boards and connecting a pair of circuit boards, among the plurality of circuit boards, adjacent to each other in a height direction,

wherein the pair of circuit boards are separated from the one or more interposers by a gap, and one or more board through holes are formed in the height direction through at least one of the plurality of circuit boards,

wherein the one or more interposers comprise:

one or more via holes formed in the height direction through the one or more interposers;

a via disposed within the one or more via holes and configured to electrically connect the pair of circuit boards; and

one or more interposer through holes formed in the height direction through the one or more interposers and configured to respectively communicate with the one or more board through holes of the pair of circuit boards, and

wherein the printed circuit board further comprises a non-conductive filler disposed within the gap.

2 . The electronic device of claim 1 ,

wherein the plurality of circuit boards further comprise:

a first circuit board comprising a first board surface and a second board surface that is on a side of the first circuit board opposite to the first board surface; and

a second circuit board comprising a third board surface that is substantially parallel to the first circuit board and faces the second board surface and a fourth board surface that is on a side of the second circuit board opposite to the third board surface,

wherein the one or more interposers further comprise a first interposer disposed between the first circuit board and the second circuit board, and

wherein the first circuit board further comprises a first board through hole from among the one or more board through holes, the first interposer comprises a first interposer through hole from among the one or more interposer through holes, and the first interposer through hole is in communication with the first board through hole.

3 . The electronic device of claim 2 ,

wherein the second circuit board further comprises a second board through hole from among the one or more board through holes, and the second board through hole is in communication with the first interposer through hole.

4 . The electronic device of claim 1 , wherein

a cross-sectional area of the one or more board through holes is different from a cross-sectional area of the one or more interposer through holes when viewed from the height direction.

5 . The electronic device of claim 1 ,

wherein the printed circuit board is configured to receive the non-conductive filler through the one or more board through holes and the one or more interposer through holes in a liquid state and to allow the liquid non-conductive filler to flow through the gap.

6 . The electronic device of claim 1 ,

wherein the plurality of circuit boards further comprise:

a first circuit board comprising a first board surface and a second board surface that is on a side of the first circuit board opposite to the first board surface;

a second circuit board comprising a third board surface that is substantially parallel to the first circuit board and faces the second board surface and a fourth board surface that is on a side of the second circuit board opposite to the third board surface; and

a third circuit board comprising a fifth board surface that is substantially parallel to the first circuit board and faces the fourth board surface and a sixth board surface that is on a side of the third circuit board opposite to the fifth board surface, wherein the second circuit board is disposed between the first circuit board and the third circuit board, and

wherein the one or more interposers further comprise:

a first interposer disposed between the first circuit board and the second circuit board; and

a second interposer disposed between the second circuit board and the third circuit board.

7 . The electronic device of claim 6 ,

wherein the first circuit board further comprises a first board through hole from among the one or more board through holes, and the first interposer comprises a first interposer through hole from among the one or more interposer through holes,

wherein the second circuit board further comprises a second board through hole from among the one or more board through holes, and the second interposer comprises a second interposer through hole from among the one or more interposer through holes,

wherein the first board through hole is formed through the first circuit board from the first board surface to the second board surface, and the second board through hole is formed through the second circuit board from the first board surface to the second board surface,

wherein the first interposer through hole is formed through the first interposer in the height direction and is in communication with the first board through hole and the second board through hole, and

wherein the second interposer through hole is formed through the second interposer in the height direction and is in communication with the second board through hole.

8 . The electronic device of claim 7 , wherein the first interposer through hole is in communication with the second interposer through hole through a gap between the first interposer and the second circuit board.

9 . The electronic device of claim 7 , wherein

the second interposer through hole does not overlap with the first interposer through hole when viewed from the height direction.

10 . The electronic device of claim 7 ,

wherein the third circuit board further comprises a third board through hole from among the one or more board through holes, the third board through hole is formed through the third circuit board from the fifth board surface to the sixth board surface, and the third board through hole is in communication with the second interposer through hole.

11 . The electronic device of claim 10 , wherein the second interposer through hole does not overlap with the third board through hole when viewed from the height direction.

12 . The electronic device of claim 1 , wherein a cross-sectional shape of the one or more board through holes is substantially circular or polygonal when viewed from the height direction, and a cross-sectional shape of the one or more interposer through holes is substantially circular or polygonal when viewed from the height direction.

13 . The electronic device of claim 1 , wherein at least one of the one or more board through holes and at least one of the one or more interposer through holes overlap when viewed from the height direction and comprise a substantially similar cross-sectional shape when viewed from the height direction.

14 . The electronic device of claim 1 , wherein the one or more interposers are disposed along a perimeter of the plurality of circuit boards, and

wherein the printed circuit board is configured to receive the non-conductive filler through the one or more board through holes and the one or more interposer through holes in a liquid state and to allow the liquid non-conductive filler to flow through the gap around the perimeter of the plurality of circuit boards.

15 . The electronic device of claim 1 , wherein, when viewed from the height direction, an edge of the plurality of circuit boards and an edge of the one or more interposers are substantially aligned.

16 . A printed circuit board comprising:

a first circuit board comprising a first board surface and a second board surface on a side of the first circuit board that is opposite to the first board surface;

a second circuit board comprising a third board surface that is substantially parallel to the first circuit board and faces the second board surface and a fourth board surface on a side of the second circuit board that is opposite to the third board surface; and

a first interposer disposed between the first circuit board and the second circuit board and connecting the first circuit board to the second circuit board in a height direction that is perpendicular to the first board surface,

wherein a first gap configured to receive a liquid non-conductive filler is formed between the first interposer and the first circuit board, and a second gap configured to receive the liquid non-conductive filler is formed between the first interposer and the second circuit board,

wherein one or more board through holes are formed through at least one of the first circuit board and the second circuit board in the height direction,

wherein the first interposer comprises:

one or more via holes formed in the height direction through the first interposer;

a via disposed within the one or more via holes and configured to electrically connect the first circuit board to the second circuit board; and

one or more first interposer through holes formed in the height direction through the first interposer and configured to respectively communicate with the one or more board through holes, and

wherein the printed circuit board further comprises the non-conductive filler in a non-liquid state disposed within the first gap and the second gap.

17 . The printed circuit board of claim 16 ,

wherein the one or more board through holes comprise at least one of:

a first board through hole formed through the first circuit board from the first board surface to the second board surface; and

a second board through hole formed through the second circuit board from the third board surface to the fourth board surface, and

wherein at least one of the first board through hole and the second board through hole is in communication with at least one of the one or more first interposer through holes.

18 . A printed circuit board comprising:

a first circuit board comprising a first board surface, and a second board surface that is on a side of the first circuit board opposite to the first board surface;

a second circuit board comprising a third board surface that is substantially parallel to the first circuit board and faces the second board surface, and a fourth board surface that is on a side of the second circuit board opposite to the third board surface;

a third circuit board comprising a fifth board surface that is substantially parallel to the first circuit board and faces the fourth board surface, and a sixth board surface that is on a side of the third circuit board opposite to the fifth board surface, wherein the second circuit board is disposed between the first circuit board and the third circuit board;

a first interposer disposed between the first circuit board and the second circuit board and connecting the first circuit board to the second circuit board in a height direction that is perpendicular to the first board surface; and

a second interposer disposed between the second circuit board and the third circuit board and connecting the second circuit board to the third circuit board in a height direction that is perpendicular to the third board surface,

wherein the first interposer and the first circuit board are separated by a first gap, the first interposer and the second circuit board are separated by a second gap, the second interposer and the second circuit board are separated by a third gap, and the second interposer and the third circuit board are separated by a fourth gap,

wherein one or more board through holes are formed through at least one of the first circuit board, the second circuit board, and the third circuit board in the height direction,

wherein the first interposer comprises:

a first via hole formed through the first interposer in the height direction;

a first via disposed within the first via hole and configured to electrically connect the first circuit board to the second circuit board; and

a first interposer through hole formed through the first interposer in the height direction and configured to communicate with the one or more board through holes,

wherein the second interposer comprises:

a second via hole formed through the second interposer in the height direction;

a second via disposed within the second via hole and configured to electrically connect the second circuit board to the third circuit board; and

a second interposer through hole formed through the second interposer in the height direction and configured to communicate with the one or more board through holes,

wherein the first gap, the second gap, the third gap, and the fourth gap are configured to receive a non-conductive filler through the one or more board holes and at least one of the first interposer through hole and the second interposer through hole, and

wherein the printed circuit board further comprises the non-conductive filler disposed within the first gap, the second gap, the third gap, and the fourth gap.

19 . The printed circuit board of claim 18 ,

wherein the one or more board through holes comprise at least one of:

a first board through hole formed through the first circuit board from the first board surface to the second board surface;

a second board through hole formed through the second circuit board from the third board surface to the fourth board surface; and

a third board through hole formed through the third circuit board from the fifth board surface to the sixth board surface, and

wherein at least one of the first board through hole, the second board through hole, and the third board through hole is in communication with at least one of the first interposer through hole and the second interposer through hole.

20 . The printed circuit board of claim 18 ,

wherein the second interposer through hole does not overlap with the first interposer through hole when viewed from the height direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2023
From: KIM, JUHO; PARK, WOOCHUL; KWAK, DONGYEOL; KIM, JUWON; MIN, YOUSOK; JO, WONBIN; PARK, SOOYONG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 065032/0259 →
Priority Claims (2)
KR 10-2022-0112215 · Sep 5, 2022 · national
KR 10-2022-0130423 · Oct 12, 2022 · national
Continuity (2)
Continuation PCTKR2023011629 · Aug 8, 2023
Related Publication 20240080982A1 · Mar 7, 2024
References Cited (23)
US 20030042617A1 · Lee · 2003 [cited by applicant]
US 20040087061A1 · Ma et al. · 2004 [cited by applicant]
US 20050218528A1 · Beatty et al. · 2005 [cited by applicant]
US 20110024916A1 · Marimuthu et al. · 2011 [cited by applicant]
US 20130148322A1 · Fosnes · 2013 [cited by examiner]
US 20140027932A1 · Brunschwiler et al. · 2014 [cited by applicant]
US 20210022247A1 · Ha et al. · 2021 [cited by applicant]
US 20210144856A1 · Park · 2021 [cited by examiner]
US 20210195735A1 · Mok · 2021 [cited by applicant]
US 20230240020A1 · Patel · 2023 [cited by examiner]
JP 201595562A · 2015 [cited by applicant]
KR 1020080063989A · 2008 [cited by applicant]
KR 100953857B1 · 2010 [cited by applicant]
KR 1020140133022A · 2014 [cited by applicant]
KR 1020150124092A · 2015 [cited by applicant]
KR 1020160033492A · 2016 [cited by applicant]
KR 101840305B1 · 2018 [cited by applicant]
KR 1020210136819A · 2021 [cited by applicant]
KR 1020220102930A · 2022 [cited by applicant]
WO 2023018180A1 · 2023 [cited by applicant]
International Search Report dated Nov. 13, 2023 in International Application No. PCT/KR2023/011629. [cited by applicant]
Written Opinion dated Nov. 13, 2023 in International Application No. PCT/KR2023/011629. [cited by applicant]
Communication dated Jun. 30, 2025, issued by the European Patent Office in counterpart European Application No. 23863358.0. [cited by applicant]