IP Library Granted Patent US 12,430,490
Granted Patent B2
US 12,430,490 · App. 18/382,822 · Granted Sep 30, 2025

Method for generating patterning device pattern at patch boundary

Inventors: Quan Zhang (San Jose, CA); Yong-Ju Cho (San Jose, CA); Zhangnan Zhu (San Jose, CA); Boyang Huang (Shenzhen, CN); Been-Der Chen (Milpitas, CA)
Assignee: ASML NETHERLANDS B.V.
G06F30/398G03F1/36G03F1/70G03F7/70441G03F1/44G06F2119/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,430,490
App. No.
18/382,822
Granted
Sep 30, 2025
Kind
B2
Abstract

A method for generating a mask pattern to be employed in a patterning process. The method including obtaining (i) a first feature patch including a first polygon portion of an initial mask pattern, and (ii) a second feature patch including a second polygon portion of the initial mask pattern; adjusting the second polygon portion at a patch boundary between the first feature patch and the second feature patch such that a difference between the first polygon portion and the second polygon portion at the patch boundary is reduced; and combining the first polygon portion and the adjusted second polygon portion at the patch boundary to form the mask pattern.

Claims (28)

1. A method of determining a mask pattern to be employed in a patterning process, the method comprising:

obtaining (i) a first feature patch comprising a first portion associated with an initial mask pattern image, and (ii) a second feature patch comprising a second portion associated with the initial mask pattern image;

adjusting, by a hardware computer system, the second portion at a patch boundary between the first feature patch and the second feature patch such that a difference between the first portion and the second portion at the patch boundary is reduced; and

combining the first portion and the adjusted second portion at the patch boundary to form the mask pattern.

2. The method of claim 1 , further comprising:

adjusting the first portion at the patch boundary between the first feature patch and the second feature patch such that the difference between the first portion and the second portion at the patch boundary is reduced; and

determining the mask pattern to include a combination of the adjusted first portion and the second portion at the patch boundary.

3. The method of claim 1 , wherein the adjusting of the first portion and/or the second portion comprises determining a stitching function configured to seamlessly join, at the patch boundary, the first portion and the second portion, wherein the stitching function is a mathematical shaping function that reduces the difference between the first portion and the second portion at the patch boundary.

4. The method of claim 1 , wherein the initial mask pattern comprises a plurality of patches arranged in a sequence, each patch having a priority value within the sequence.

5. The method of claim 1 , comprising an iterative process, an iteration thereof comprising:

selecting a patch within a sequence of a plurality of patches comprising the first and second feature patches, each patch having a priority value;

adjusting a portion within the selected patch and/or another portion within an adjacent patch of the selected patch such that the difference between the portions is reduced; and

generating the mask pattern by combining one or more patches having same priorities with corresponding adjacent one or more patches of the plurality of patches.

6. The method of claim 1 , wherein the initial mask pattern and/or the mask pattern is a curvilinear mask pattern.

7. A non-transitory computer program product comprising machine-readable instructions therein, the instructions, when executed by one or more processors, are configured to cause the one or more processors to at least:

obtain (i) a first feature patch comprising a first portion associated with an initial mask pattern image, and (ii) a second feature patch comprising a second portion associated with the initial mask pattern image;

adjust the second portion at a patch boundary between the first feature patch and the second feature patch such that a difference between the first portion and the second portion at the patch boundary is reduced; and

combine the first portion and the adjusted second portion at the patch boundary to form a mask pattern to be employed in a patterning process.

8. The non-transitory computer program product of claim 7 , wherein the instructions are further configured to cause the one or more processors to:

adjust the first portion at the patch boundary between the first feature patch and the second feature patch such that the difference between the first portion and the second portion at the patch boundary is reduced; and

determine the mask pattern to include a combination of the adjusted first portion and the second portion at the patch boundary.

9. The non-transitory computer program product of claim 7 , wherein the instructions configured to cause the one or more processors to adjust of the first portion and/or the second portion are further configured to cause the one or more processors to determine a stitching function configured to seamlessly join, at the patch boundary, the first portion and the second portion, wherein the stitching function is a mathematical shaping function that reduces the difference between the first portion and the second portion at the patch boundary.

10. The non-transitory computer program product of claim 7 , wherein the initial mask pattern comprises a plurality of patches arranged in a sequence, each patch having a priority value within the sequence.

11. The non-transitory computer program product of claim 7 , wherein the instructions are further configured to cause the one or more processors to perform an iterative process, an iteration thereof comprising:

selection of a patch within a sequence of a plurality of patches comprising the first and second feature patches, each patch having a priority value;

adjustment of a portion within the selected patch and/or another portion within an adjacent patch of the selected patch such that the difference between the portions is reduced; and

generation of the mask pattern by combination of one or more patches having same priorities with corresponding adjacent one or more patches of the plurality of patches.

12. The non-transitory computer program product of claim 7 , wherein the initial mask pattern and/or the mask pattern is a curvilinear mask pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2023
From: ZHANG, QUAN; CHO, YONG-JU; ZHU, ZHANGNAN; CHEN, BEEN-DER; HUANG, BOYANG
To: ASML NETHERLANDS B.V.
Reel/Frame 065352/0183 →
Continuity (3)
Continuation 17418102
Provisional Application 62785981 · Dec 28, 2018
Related Publication 20240095437A1 · Mar 21, 2024
References Cited (63)
US 5229872A · Mumola · 1993 [cited by applicant]
US 6046792A · Van Der Werf et al. · 2000 [cited by applicant]
US 6721938B2 · Pierrat · 2004 [cited by examiner]
US 7434199B2 · Cobb et al. · 2008 [cited by applicant]
US 7587704B2 · Ye et al. · 2009 [cited by applicant]
US 7703069B1 · Liu et al. · 2010 [cited by applicant]
US 8111921B2 · Hsu et al. · 2012 [cited by applicant]
US 8200468B2 · Ye et al. · 2012 [cited by applicant]
US 8572521B2 · Chen et al. · 2013 [cited by applicant]
US 8584056B2 · Chen et al. · 2013 [cited by applicant]
US 8713488B2 · Sakajiri · 2014 [cited by applicant]
US 9047658B2 · Hsieh et al. · 2015 [cited by applicant]
US 9111062B2 · Chen et al. · 2015 [cited by applicant]
US 9355204B2 · Seo et al. · 2016 [cited by applicant]
US 9588438B2 · Hsu et al. · 2017 [cited by applicant]
US 9996658B2 · Kim et al. · 2018 [cited by applicant]
US 10409153B2 · Jin · 2019 [cited by examiner]
US 10437158B2 · Socha · 2019 [cited by applicant]
US 11415896B2 · Kim · 2022 [cited by applicant]
US 11797748B2 · Zhang · 2023 [cited by examiner]
US 20070031745A1 · Ye et al. · 2007 [cited by applicant]
US 20070050749A1 · Ye et al. · 2007 [cited by applicant]
US 20080301620A1 · Ye et al. · 2008 [cited by applicant]
US 20080309897A1 · Wong et al. · 2008 [cited by applicant]
US 20090125866A1 · Wang et al. · 2009 [cited by applicant]
US 20090157360A1 · Ye et al. · 2009 [cited by applicant]
US 20090217224A1 · Wiaux et al. · 2009 [cited by applicant]
US 20100162197A1 · Ye et al. · 2010 [cited by applicant]
US 20100180251A1 · Ye et al. · 2010 [cited by applicant]
US 20110099526A1 · Liu · 2011 [cited by applicant]
US 20130000505A1 · Tao et al. · 2013 [cited by applicant]
US 20130042210A1 · Lu et al. · 2013 [cited by applicant]
US 20130198700A1 · Sakajiri · 2013 [cited by applicant]
US 20150089459A1 · Liu · 2015 [cited by applicant]
US 20150125063A1 · Hsieh et al. · 2015 [cited by applicant]
US 20150227666A1 · Seo et al. · 2015 [cited by applicant]
US 20160154922A1 · Kuncha et al. · 2016 [cited by applicant]
US 20160246168A1 · Ye et al. · 2016 [cited by applicant]
US 20170329888A1 · Kim et al. · 2017 [cited by applicant]
CN 1620632 · 2005 [cited by applicant]
CN 101276141 · 2008 [cited by applicant]
CN 101470344 · 2009 [cited by applicant]
CN 103606193 · 2014 [cited by applicant]
CN 107133944 · 2017 [cited by applicant]
JP 2009510517 · 2009 [cited by applicant]
KR 1020150093472 · 2015 [cited by applicant]
TW I518463 · 2009 [cited by applicant]
TW I474104 · 2015 [cited by applicant]
TW I620997 · 2018 [cited by applicant]
WO 2018099716 · 2018 [cited by applicant]
WO 2019179747 · 2019 [cited by applicant]
Office Action issued in corresponding Chinese Patent Application No. 201980086926, dated Jan. 6, 2024. [cited by applicant]
International Search Report and Written Opinion issued in corresponding PCT Patent Application No. PCT/EP2019/081574, dated Apr. 2, 2020. [cited by applicant]
Taiwanese Office Action issued in corresponding Taiwanese Patent Application No. 108145028, dated Nov. 23, 2020. [cited by applicant]
Shen, Y. et al.: “Level-set-based inverse lithography for photomask synthesis”, Optics Express, vol. 17, No. 26, pp. 23690-23701 (2009). [cited by applicant]
Spence, C. et al.: “Manufacturing challenges for curvilinear masks,” Proc. of SPIE, vol. 10451 (Oct. 16, 2017). [cited by applicant]
Spence, C. et al.:“Full-Chip Lithography Simulation and Design Analysis—How OPC Is Changing IC Design”, Proc. of SPIE, vol. 5751, pp. 1-14 (2005). [cited by applicant]
Zhang, H. et al.: “SOFT: Smooth OPC Fixing Technique for ECO Process”, Proc. of SPIE, vol. 6521 (2007). [cited by applicant]
Feng et al.: “Freeform mask optimization using advanced image based M3D inverse lithography and 3D-NAND full chip OPC application,” Proc. of SPIE, vol. 10587 (Mar. 20, 2018). [cited by applicant]
Office Action issued in corresponding Taiwanese Patent Application No. 110143350, dated Jan. 10, 2023. [cited by applicant]
C. Babcock et al., “Robust and automated solution for correcting hotspots locally using cost-function based OPC solver,” Proc. of SPIE, vol. 9053 (2014). [cited by applicant]
X. Yan et al., “Advances in OPC Technology and Development of ZOPC Tool,” Proc. of SPIE, vol. 6827 (2007). [cited by applicant]
Office Action issued in corresponding Korean Patent Application No. 10-2024-7011520 dated Sep. 10, 2024. [cited by applicant]