IP Library › Granted Patent US 12,707,725
Granted Patent B2
US 12,707,725 · App. 18/403,685 · Granted Aug 11, 2026

Method for discharging static electricity

Inventors: Wei-Min Wu (Hsinchu City, TW); Ming-Dou Ker (Hsinchu City, TW); Chun-Yu Lin (Taipei, TW); Li-Wei Chu (Hsinchu City, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H10D89/60H10D18/251H10D84/135
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,707,725
App. No.
18/403,685
Filed
Jan 3, 2024
Granted
Aug 11, 2026
Kind
B2
Art Unit
2899
USPC
257/173
Abstract

An integrated circuit includes a T-coil circuit, a silicon-controlled rectifier (SCR), and a signal-loss prevention circuit. The T-coil circuit is coupled to an input/output (I/O) pad and an internal circuit. The SCR is coupled to the T-coil circuit and the internal circuit. The signal-loss prevention circuit is coupled to the T-coil circuit and the SCR. The signal-loss prevention circuit includes a resistor coupled to the T-coil circuit and the SCR. An electrostatic current flows through the resistor and turns on the SCR. The signal-loss prevention circuit may also include a diode circuit coupled to the T-coil circuit and the SCR. The diode circuit is configured to prevent signal loss.

Claims (43)

1 . A method for discharging static electricity, the method comprising:

providing a discharging current path from an input/output (I/O) pad to a ground via an inductor and a silicon-controlled rectifier (SCR), to discharge static electricity at the I/O pad; and

accelerating a turn-on speed of the SCR.

2 . The method of claim 1 , wherein the discharging current path is a first current path, and accelerating the turn-on speed of the SCR comprises:

accelerating the turn-on speed of the SCR by a current on a second current path via the inductor.

3 . The method of claim 1 , further comprising:

preventing signal loss at the I/O pad by a diode circuit, in series with the inductor, when there is no electrostatic current.

4 . The method of claim 3 , wherein preventing signal loss at the I/O pad by the diode circuit comprises:

preventing signal loss at a radio frequency by the diode circuit and a resistor, the resistor being coupled between the SCR and the ground.

5 . The method of claim 1 , further comprising:

discharging static electricity of an internal circuit in a negative-to-V SS mode via a current path through an electrostatic discharge circuit to a power rail of voltage V SS .

6 . The method of claim 1 , wherein providing the discharging current path comprises:

providing the discharging current path for an internal circuit in a positive-to-V SS mode to a power rail of voltage V SS .

7 . The method of claim 1 , further comprising:

discharging static electricity of an internal circuit in a positive-to-V DD mode to a power rail of voltage V DD .

8 . A method for discharging static electricity, the method comprising:

providing a discharging current path from an input/output (I/O) pad to a ground via a T-coil circuit and a silicon-controlled rectifier (SCR) to discharge static electricity at the I/O pad; and

preventing signal loss at the I/O pad when there is no static electricity at the I/O pad.

9 . The method of claim 8 , wherein preventing signal loss at the I/O pad comprises:

preventing signal loss at the I/O pad by a diode circuit coupled between the T-coil circuit and the SCR.

10 . The method of claim 9 , wherein preventing signal loss at the I/O pad by the diode circuit comprises:

preventing signal loss at a radio frequency by the diode circuit and a resistor, the resistor being coupled between the SCR and the ground.

11 . The method of claim 8 , wherein preventing signal loss at the I/O pad comprises:

preventing signal loss at the I/O pad by the T-coil circuit and a diode circuit in series with the T-coil circuit.

12 . The method of claim 8 , wherein the discharging current path is a first current path, the method further comprising:

accelerating a turn-on speed of the SCR by a current on a second current path through the T-coil circuit and a diode circuit.

13 . The method of claim 8 , further comprising:

discharging static electricity of an internal circuit in a negative-to-V SS mode via a current path through an electrostatic discharge circuit to a power rail of voltage V SS .

14 . The method of claim 8 , wherein providing the discharging current path comprises:

providing the discharging current path for an internal circuit in a positive-to-V SS mode to a power rail of voltage V SS .

15 . The method of claim 8 , further comprising:

discharging static electricity of an internal circuit in a positive-to-V DD mode to a power rail of voltage V DD .

16 . A method for discharging static electricity, the method comprising:

providing a discharging current path from an input/output (I/O) pad to a ground via a T-coil circuit and a silicon-controlled rectifier (SCR), to discharge static electricity at the I/O pad; and

triggering the SCR, by the T-coil circuit, to discharge the static electricity at the I/O pad.

17 . The method of claim 16 , wherein the discharging current path is a first current path, and triggering the SCR, by the T-coil circuit, to discharge the static electricity at the I/O pad comprises:

triggering the SCR, by the T-coil circuit, to discharge the static electricity at the I/O pad by a current on a second current path.

18 . The method of claim 16 , wherein the discharging current path is a first current path, the method further comprising:

accelerating a turn-on speed of the SCR by a current on a second current path through the T-coil circuit and a diode circuit.

19 . The method of claim 16 , further comprising:

preventing signal loss at the I/O pad by a diode circuit, in series with the T-coil circuit, when there is no electrostatic current.

20 . The method of claim 19 , wherein preventing signal loss at the I/O pad by the diode circuit comprises:

preventing signal loss at a radio frequency by the diode circuit and a resistor, the resistor being coupled between the SCR and the ground.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2024
From: WU, WEI-MIN; KER, MING-DOU; LIN, CHUN-YU; CHU, LI-WEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 066012/0550 →
Continuity (2)
Division 17200527 · Mar 12, 2021
Related Publication 20240145460A1 · May 2, 2024
References Cited (12)
US 8952456B2 · Taiwan · 2015 [cited by applicant]
US 10504886B1 · Yam · 2019 [cited by examiner]
US 20040075964A1 · Ker · 2004 [cited by examiner]
US 20090195946A1 · Kleveland · 2009 [cited by examiner]
US 20110207409A1 · Ker · 2011 [cited by examiner]
US 20120176720A1 · Tsai · 2012 [cited by examiner]
L. Chu et al., “ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process,” [cited by applicant]
C. Lin, et al., “ESD Protection Design for 60-GHz LNA With Inductor-Triggered SCR in 65-nm CMOS Process,” in IEEE Transactions on Microwave Theory and Techniques, vol. 60, No. 3, pp. 714-723, Mar. 2012, doi: 10.1109/TMT… [cited by applicant]
S. Galal et al., “Broadband ESD Protection Circuits in CMOS Technology,” in [cited by applicant]
M.S. Keel and E. Rosenbaum, “CDM-Reliable T-coil Techniques for a 25-GB/s Wireline Receiver Front- End,” [cited by applicant]
D. Linten, S. Thijs, M. Okushima, M. Scholz, J. Borremans, M. Dehan, and G. Groeseneken, “A 4.5 kV HBM, 300 V Cdm, 1.2 Kv Hmm ESD protected DC-to-16.1 GHz wideband LNA in 90 nm CMOS,” in [cited by applicant]
Behzad Razavi, “The Bridged T-Coil,” IEEE Solid-Sate Circuits Magazine, Fall 2015, pp. 9-13 (Year: 2015). [cited by applicant]