IP Library › Granted Patent US 12,739,109
Granted Patent B2
US 12,739,109 · App. 18/407,963 · Granted Sep 15, 2026

Batch transfer of control of memory devices over computer networks

Inventors: Travis Duane Nelson (Boise, ID); Lance W. Dover (Fair Oaks, CA)
H04L9/088H04L9/3247H04L63/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,739,109
App. No.
18/407,963
Granted
Sep 15, 2026
Kind
B2
Abstract

A system, method and apparatus to control memory devices over computer networks. For example, a server system establishes a secure authenticated connection with a client computer system to receive a request having a batch identification that is configured in the server system to identify a batch of multiple memory devices. After determining that the client computer system is eligible to control the multiple memory devices in the batch, the server system transmits to the client computer system a response. The response contains control data for each respective memory device in the batch. The control data is based on at least a cryptographic key stored in the server system in association with the respective memory device. Using the control data the client computer system submits a command with a digital signature to the respective memory device, which validates the digital signature prior to execution of the command.

Claims (45)

1 . A method, comprising:

storing data associating a batch identification with unique identifications of a batch of memory devices and authentication information of an entity; and

communicating, based on a computing device being authenticated according to the authentication information and the batch identification, cryptographic data to the computing device to enable the computing device to access the memory devices in the batch.

2 . The method of claim 1 , wherein the authentication information includes an internet protocol address of the computing device.

3 . The method of claim 1 , wherein the authentication information of the entity includes a public key of the entity; and authenticating according to the authentication information includes validation of a message received from the computing device using the public key.

4 . The method of claim 3 , wherein the message includes a certificate; and the validation of the message includes a determination of whether the certificate is signed using a private key associated with the public key according to a technique of asymmetric cryptography.

5 . The method of claim 1 , wherein for a respective memory device in the batch, the cryptographic data includes:

a unique identification that uniquely identifies the respective memory device among the memory devices in the batch; and

control data usable to access the respective memory device.

6 . The method of claim 5 , wherein the control data includes a cryptographic nonce and a digital signature that is based on the cryptographic nonce.

7 . The method of claim 5 , wherein the control data includes a hash-based message authentication code for a message including a cryptographic nonce.

8 . The method of claim 7 , wherein the message further includes a command executable in the respective memory device to access the respective memory device.

9 . The method of claim 8 , wherein when executed in the respective memory device, the command causes the respective memory device to replace a cryptographic key.

10 . The method of claim 8 , wherein when executed in the respective memory device, the command causes the respective memory device to activate a security feature of the respective memory device.

11 . The method of claim 1 , wherein the cryptographic data is first cryptographic data, and wherein each respective memory device in the batch is configured with second cryptographic data to secure access to the respective memory device.

12 . A system, comprising:

an access control server configured to store a batch identification of a batch of memory devices in association with authentication information of an entity;

wherein the access control server is further configured to, based on a computing device being authenticated according to the authentication information and the batch identification, communicate cryptographic data to the computing device to enable the computing device to access the memory devices in the batch.

13 . The system of claim 12 , wherein the authentication information includes:

an internet protocol address of the computing device; and

a public key of the entity;

wherein the access control server is configured to validate, using the public key, a message received from the computing device to authenticate the computing device.

14 . The system of claim 13 , wherein the message includes a certificate; and the access control server is configured to validate the message based on whether the certificate is signed using a private key associated with the public key according to a technique of asymmetric cryptography.

15 . The system of claim 12 , wherein for a respective memory device in the batch, the cryptographic data includes:

a unique identification that uniquely identifies the respective memory device among the memory devices in the batch; and

control data usable to access the respective memory device.

16 . The system of claim 15 , wherein the control data includes a cryptographic nonce and a digital signature on a message that includes the cryptographic nonce.

17 . The system of claim 16 , wherein the message further includes a command executable in the respective memory device to access the respective memory device.

18 . The system of claim 17 , wherein when executed in the respective memory device, the command causes the respective memory device to replace a cryptographic key.

19 . The system of claim 17 , wherein when executed in the respective memory device, the command causes the respective memory device to activate a security feature of the respective memory device.

20 . The system of claim 12 , further comprising a key management server configured to store a cryptographic key of a respective memory device in association with a unique identification of the respective memory device.

21 . The system of claim 20 , wherein the memory devices in the batch comprise the respective memory device having the unique identification.

22 . A non-transitory computer storage medium storing instructions which, when executed by a system, cause the system to perform a method, the method comprising:

storing data associating a batch identification with unique identifications of a batch of memory devices and authentication information of an entity; and

communicating, based on a computing device being authenticated according to the authentication information and the batch identification, cryptographic data to the computing device to enable the computing device to access the memory devices in the batch.

23 . The non-transitory computer storage medium of claim 22 , wherein the authentication information includes:

an internet protocol address of the computing device; and

a public key of the entity;

wherein an access control server is configured to validate, using the public key, a certificate of the computing device to authenticate the computing device; and

wherein for a respective memory device in the batch, the cryptographic data includes:

a unique identification that uniquely identifies the respective memory device among the memory devices in the batch; and

a hash-based message authentication code for a message including:

a cryptographic nonce; and

a command executable in the respective memory device to access the respective memory device.

24 . The non-transitory computer storage medium of claim 22 , wherein the cryptographic data is first cryptographic data, and wherein each respective memory device in the batch is configured with second cryptographic data to secure access to the respective memory device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2025
From: NELSON, TRAVIS DUANE; DOVER, LANCE W.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 071014/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2025
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 071014/0077 →
Continuity (3)
Continuation 17943574 · Sep 13, 2022
Continuation 17150849 · Jan 15, 2021
Related Publication 20240146525A1 · May 2, 2024
References Cited (56)
US 8042163B1 · Karr et al. · 2011 [cited by applicant]
US 8539567B1 · Logue et al. · 2013 [cited by applicant]
US 9530027B2 · Shahidzadeh et al. · 2016 [cited by applicant]
US 11483148B2 · Nelson et al. · 2022 [cited by applicant]
US 11917059B2 · Nelson et al. · 2024 [cited by applicant]
US 12256016B2 · Dover · 2025 [cited by applicant]
US 20030021417A1 · Vasic et al. · 2003 [cited by applicant]
US 20060180661A1 · Grant et al. · 2006 [cited by applicant]
US 20060248346A1 · Shiomi et al. · 2006 [cited by applicant]
US 20070162674A1 · Leichsenring et al. · 2007 [cited by applicant]
US 20070234042A1 · Gantman et al. · 2007 [cited by applicant]
US 20080244204A1 · Cremelle et al. · 2008 [cited by applicant]
US 20090178124A1 · Manion et al. · 2009 [cited by applicant]
US 20100071030A1 · Rosenan et al. · 2010 [cited by applicant]
US 20100142706A1 · Ryan, Jr. et al. · 2010 [cited by applicant]
US 20120089835A1 · Peckover · 2012 [cited by applicant]
US 20130061291A1 · Hegg et al. · 2013 [cited by applicant]
US 20130125249A1 · Sadovsky et al. · 2013 [cited by applicant]
US 20130160145A1 · Henzie et al. · 2013 [cited by applicant]
US 20130212663A1 · Edge et al. · 2013 [cited by applicant]
US 20130262877A1 · Neve De Mevergnies et al. · 2013 [cited by applicant]
US 20130266137A1 · Blankenbeckler et al. · 2013 [cited by applicant]
US 20130301829A1 · Kawamura et al. · 2013 [cited by applicant]
US 20140044265A1 · Kocher et al. · 2014 [cited by applicant]
US 20140130142A1 · Plewnia · 2014 [cited by applicant]
US 20140281563A1 · Nagai et al. · 2014 [cited by applicant]
US 20150074406A1 · Nagai et al. · 2015 [cited by applicant]
US 20160028722A1 · Kocher et al. · 2016 [cited by applicant]
US 20160099923A1 · Golla et al. · 2016 [cited by applicant]
US 20160140334A1 · Forehand et al. · 2016 [cited by applicant]
US 20160182487A1 · Zhu et al. · 2016 [cited by applicant]
US 20160234022A1 · Motika et al. · 2016 [cited by applicant]
US 20170171183A1 · Lingappa · 2017 [cited by applicant]
US 20170223005A1 · Birgisson et al. · 2017 [cited by applicant]
US 20170237725A1 · Camenisch et al. · 2017 [cited by applicant]
US 20180152299A1 · Rossi · 2018 [cited by applicant]
US 20180302400A1 · Covdy et al. · 2018 [cited by applicant]
US 20180307867A1 · Dover · 2018 [cited by applicant]
US 20190294765A1 · Fine et al. · 2019 [cited by applicant]
US 20190319799A1 · Suresh et al. · 2019 [cited by applicant]
US 20200092090A1 · Lin et al. · 2020 [cited by applicant]
US 20200210596A1 · Cariello et al. · 2020 [cited by applicant]
US 20210176056A1 · Cai · 2021 [cited by applicant]
US 20210176247A1 · Smith et al. · 2021 [cited by applicant]
US 20220231838A1 · Nelson · 2022 [cited by applicant]
US 20220231839A1 · Nelson et al. · 2022 [cited by applicant]
US 20220231858A1 · Dover · 2022 [cited by applicant]
US 20230006816A1 · Nelson et al. · 2023 [cited by applicant]
CN 101179703 · 2008 [cited by applicant]
CN 105488427A · 2016 [cited by applicant]
CN 107294726 · 2017 [cited by applicant]
EP 1853028 · 2007 [cited by applicant]
KR 20090071307 · 2009 [cited by applicant]
WO 2010078755 · 2010 [cited by applicant]
International Search Report and Written Opinion, PCT/US2022/011458, mailed on Apr. 27, 2022. [cited by applicant]
Chinese patent office, “CN Notice of Allowance, including Search Report,” issued in connection with China Patent Application No. 202210030830.3 dated Feb. 3, 2026 (8 pages total; 4 pages Original & 4 pages machine trans… [cited by applicant]