IP Library › Granted Patent US 12,591,380
Granted Patent B2
US 12,591,380 · App. 18/422,316 · Granted Mar 31, 2026

Storage device and operating method thereof

Inventors: Heesung Kim (Suwon-si, KR); Hyunwook Shin (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
G06F3/0625G06F3/0659G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,591,380
App. No.
18/422,316
Granted
Mar 31, 2026
Kind
B2
Abstract

A storage device includes a first non-volatile memory device storing a data; a first selector connected to the first non-volatile memory device; a plurality of channels connected to the first selector; and a memory controller connected to the plurality of channels, transmitting a command for sensing a state of a channel to the plurality of channels in order to transmit the data to the first non-volatile memory device, receiving a channel state signal indicating whether each channel is in an idle state or not from the plurality of channels as a response to the command, selecting a first channel among the plurality of channels based on the channel state signal, and outputting a channel selection signal including an information of the first channel to the first selector so that the first selector connects the first channel and the first non-volatile memory device.

Claims (62)

1 . A storage device comprising:

a memory controller configured to control age device;

a plurality of channels connected to the memory controller;

non-volatile memory devices configured to store data, the non-volatile memory devices including a first non-volatile memory device; and

selectors each connected to a respective one of the non-volatile memory devices, the selectors including a first selector connected between the first non-volatile memory device and the plurality of channels;

wherein each of the plurality of channels is configured to connect the memory controller to a respective ones of the selectors independent of other ones of the selectors without interference of the other ones of the selectors, the memory controller is configured to

transmit a command for sensing a state of a channel to the plurality of channels in order to transmit the data to the first non-volatile memory device,

receive a channel state signal indicating whether each channel is in an idle state or not from the plurality of channels as a response to the command,

select a first channel among the plurality of channels based on the channel state signal, and

output a channel selection signal including an information of the first channel to the first selector so that the first selector connects the first channel and the first non-volatile memory device, and

wherein the first channel is in the idle state.

2 . The storage device of claim 1 , wherein:

the first selector, upon receiving the channel selection signal from the memory controller, is configured to receive a signal corresponding to the data from the first channel and transmit the signal to the first non-volatile memory device.

3 . The storage device of claim 1 , further comprising:

a second non-volatile memory device of the non-volatile memory devices fixed and connected to the first channel.

4 . The storage device of claim 1 , wherein:

the storage device further includes

a second non-volatile memory device of the non-volatile memory devices configured to store data,

a second selector of the selectors connected between the second non-volatile memory device and the plurality of channels,

the memory controller is configured to schedule a transmission order of the data to be transmitted to the first non-volatile memory device and the second non-volatile memory device based on a scheduling scheme.

5 . The storage device of claim 4 , wherein:

the scheduling scheme is configured to determine the transmission order of the data to be transmitted to the first non-volatile memory device and the second non-volatile memory device based on whether the first non-volatile memory device and the second non-volatile memory device are in a busy state in which internal operations are performed or in a ready state in which the internal operations are completed.

6 . The storage device of claim 1 , wherein:

the memory controller is further configured to output a workload signal indicating a pattern of a workload of the memory controller.

7 . The storage device of claim 6 , wherein:

the first selector is further configured to

receive the workload signal, and

change a connection mode of the plurality of channels and the first non-volatile memory device based on the workload signal.

8 . A memory device comprising:

a plurality of channels;

a plurality of non-volatile memory devices; and

selectors including a first selector connected between a first non-volatile memory device-among the plurality of non-volatile memory devices and the plurality of channels, the first selector configured to receive a first signal from an external memory controller, and connect a first channel among the plurality of channels and the first non-volatile memory device based on the first signal,

each of the plurality of channels configured to communicate with each of the plurality of non-volatile memory devices independent of other ones of the plurality of channels without interference of the other ones of the selectors, and

wherein the first signal is a signal indicating the first channel being in an idle state among the plurality of channels.

9 . The memory device of claim 8 , further comprising:

a second selector of the selectors connected between a second non-volatile memory device corresponding among the plurality of non-volatile memory devices and the plurality of channels, the second selector configured to receive a second signal from an outside, and connect a second channel among the plurality of channels and the second non-volatile memory device based on the second signal.

10 . The memory device of claim 9 , wherein:

the first selector is configured to connect the first channel among the plurality of channels and the first non-volatile memory device based on the first signal, receive a first command from the first channel to be transmitted to the first non-volatile memory device, and transmit a first data output from the first non-volatile memory device by corresponding to the first command, and

the second selector is configured to connect the second channel among the plurality of channels and the second non-volatile memory device based on the second signal, receive a second command from the second channel to be transmitted to the second non-volatile memory device, and while the first data is transmitted from the first non-volatile memory device to the first channel, transmit a second data output from the second non-volatile memory device to the second channel by corresponding to the second command.

11 . The memory device of claim 10 , wherein:

the first selector is configured to receive a third signal from the outside and connect a third channel among the plurality of channels and the first non-volatile memory device based on the third signal.

12 . The memory device of claim 11 , wherein:

after the first data is transferred from the first non-volatile memory device to the first channel, while the second data is transferred from the second non-volatile memory device to the second channel, the first selector is configured to connect the third channel among the plurality of channels and the first non-volatile memory device based on the third signal, receive a third command from the third channel to be transmitted to the first non-volatile memory device, and transmit a third data output from the first non-volatile memory device to the third channel by corresponding to the third command.

13 . The memory device of claim 8 , wherein:

a second non-volatile memory device among the plurality of non-volatile memory devices is fixedly connected to a second channel among the plurality of channels.

14 . The memory device of claim 8 , wherein:

the first non-volatile memory device includes

a first plurality of pins connected to the first selector and configured to receive data from the first selector; and

a second plurality of pins connected to a second channel among the plurality of channels and configured to receive data from the second channel.

15 . The memory device of claim 14 , wherein:

a second non-volatile memory device among the plurality of non-volatile memory devices further includes

a third plurality of pins connected to a second selector corresponding to the second non-volatile memory device and configured to receive data from the second selector, and

a fourth plurality of pins connected to the second channel among the plurality of channels and configured to receive data from the second channel.

16 . The memory device of claim 8 , wherein:

the first signal is a signal instructing a pattern of a first workload among a plurality of workload patterns.

17 . An operating method of a storage device comprising:

determining, by a memory controller, to transmit & data to a first non-volatile memory device among a plurality of non-volatile memory devices based on a scheduling scheme;

for transmitting the data to the first non-volatile memory device, selecting a channel through which the data is transmitted among a plurality of channels connected to the memory controller, and outputting a channel selection signal including an information of the selected channel; and

receiving the channel selection signal by a first selector among a plurality of selectors connected between the first non-volatile memory device and the plurality of channels, and connecting the channel corresponding to the channel selection signal and the first non-volatile memory device based on the channel selection signal independent of other ones of the plurality of selectors without interference of the other ones of the plurality of selectors, wherein: the channel is in an idle state.

18 . The operating method of the storage device of claim 17 , wherein the selecting of the channel through which the data is transmitted among the plurality of channels includes:

transmitting, by the memory controller, a command for sensing a state of the channel to at least one channel among the plurality of channels; and

receiving a channel state signal indicating whether each channel is in an idle state or not from at least one channel among the plurality of channels as a response to the command.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2024
From: KIM, HEESUNG; SHIN, HYUNWOOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 066380/0034 →
Priority Claims (1)
KR 10-2023-0088450 · Jul 7, 2023 · national
Continuity (1)
Related Publication 20250013371A1 · Jan 9, 2025
References Cited (32)
US 7136958B2 · Jeddeloh · 2006 [cited by applicant]
US 8343853B2 · Koo · 2013 [cited by examiner]
US 8352675B2 · Jung · 2013 [cited by examiner]
US 8681546B2 · Fai et al. · 2014 [cited by applicant]
US 8717828B2 · Kim et al. · 2014 [cited by applicant]
US 9251863B2 · Kim et al. · 2016 [cited by applicant]
US 10140223B2 · Chun · 2018 [cited by applicant]
US 10915470B2 · Kim · 2021 [cited by examiner]
US 11507307B2 · Shimada · 2022 [cited by examiner]
US 11561919B2 · Kim · 2023 [cited by examiner]
US 20020041522A1 · Klein · 2002 [cited by examiner]
US 20050050255A1 · Jeddeloh · 2005 [cited by applicant]
US 20100148310A1 · Koo · 2010 [cited by examiner]
US 20110276740A1 · Joo · 2011 [cited by examiner]
US 20120072755A1 · Jun · 2012 [cited by examiner]
US 20120137040A1 · Kim et al. · 2012 [cited by applicant]
US 20120215958A1 · Fai et al. · 2012 [cited by applicant]
US 20140241024A1 · Kim et al. · 2014 [cited by applicant]
US 20170371812A1 · Chun · 2017 [cited by applicant]
US 20200026669A1 · Kim et al. · 2020 [cited by applicant]
US 20200293466A1 · Calder · 2020 [cited by examiner]
US 20200401346A1 · Shimada et al. · 2020 [cited by applicant]
US 20210064295A1 · Yu · 2021 [cited by examiner]
US 20210117114A1 · Cho · 2021 [cited by applicant]
US 20220050800A1 · Kim · 2022 [cited by applicant]
JP 2016006655A · 2016 [cited by applicant]
JP 5968508B2 · 2016 [cited by applicant]
KR 101854251B1 · 2018 [cited by applicant]
KR 101952562B1 · 2019 [cited by applicant]
J. Yamada, “Selector-line merged built-in ECC technique for DRAMs,” in IEEE Journal of Solid-State Circuits, vol. 22, No. 5, pp. 868-873, Oct. 1987, doi: 10.1109/JSSC.1987.1052826. (Year: 1987). [cited by examiner]
P.-Y. Chen and S. Yu, “Impact of vertical RRAM device characteristics on 3D cross-point array design,” 2014 IEEE 6th International Memory Workshop (IMW), Taipei, Taiwan, 2014, pp. 1-4, doi: 10.1109/IMW.2014.6849382. (Ye… [cited by examiner]
Extended European Search Report dated Jun. 20, 2024 for corresponding European Application No. 24152613.6. [cited by applicant]