IP Library Granted Patent US 12,393,547
Granted Patent B2
US 12,393,547 · App. 18/424,673 · Granted Aug 19, 2025

Interface with variable data rate

Inventors: Yohan U. Frans (Sunnyvale, CA); Hae-Chang Lee (Los Altos, CA); Brian S. Leibowitz (San Francisco, CA); Simon Li (Cupertino, CA); Nhat M. Nguyen (San Jose, CA)
Assignee: Rambus Inc.
G06F13/4286G06F13/385G06F13/4068H04L1/0002H04L1/0015H04L1/203H04L1/205H04L1/243H04L5/1446H04L25/0262H04L25/0292Y02D30/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,393,547
App. No.
18/424,673
Granted
Aug 19, 2025
Kind
B2
Abstract

A device includes a transmitter coupled to a node, where the node is to couple to a wired link. The transmitter has a plurality of modes of operation including a calibration mode in which a range of communication data rates over the wired link is determined in accordance with a voltage margin corresponding to the wired link at a predetermined error rate. The range of communication data rates includes a maximum data rate, which can be a non-integer multiple of an initial data rate.

Claims (52)

1. A device, comprising:

a transmit circuit to couple to a wired link and to transmit data from the device to a second device;

a receive circuit to couple to the wired link and to receive data transmitted by the second device; and

a command buffer coupled to the transmit circuit and receive circuit, to provide control signals to configure bi-directional communication of information over the wired link with the second device at various data rates, where a maximum data rate of the various data rates is a non-integer multiple of an initial data rate of the various data rates and is determined based on a metric for communication of information over the wired link determined for each of two or more of the various data rates, wherein the control signals are to:

increase a voltage swing of the transmit circuit if the maximum data rate is less than a target data rate;

decrease a supply voltage of the transmit circuit if the maximum data rate is greater than the target data rate; and

decrease the voltage swing of the transmit circuit if the maximum data rate is greater than the target data rate.

2. The device of claim 1 , wherein the metric for communication of information is an error rate.

3. The device of claim 1 , wherein the metric for communication of information at a respective data rate of the various data rates is a performance metric for communication of information at the respective data rate.

4. The device of claim 1 , wherein the maximum data rate is determined based on the metric and on a power consumption constraint.

5. The device of claim 1 , wherein the control signals iteratively adjust a data rate of communication of information over the wired link, relative to the initial data rate, in accordance with a performance metric for communication of information over the wired link, subject to a power consumption constraint, so as to determine an adjusted data rate of communication of information over the wired link.

6. The device of claim 1 , wherein a second data rate of the various data rates corresponds to transmission of data over the wired link with an error rate corresponding to a predetermined error rate, and the second data rate is determined based on a predicted timing margin or predicted voltage margin, which is determined based on the metric and corresponds to the predetermined error rate.

7. A system, comprising a first device and a second device,

the first device comprising:

a transmit circuit to couple to a wired link and to transmit data from the first device to the second device;

a receive circuit to couple to the wired link and to receive data transmitted by the second device; and

a command buffer coupled to the transmit circuit and receive circuit, to provide control signals to configure bi-directional communication of information over the wired link with the second device at various data rates, where a maximum data rate of the various data rates is a non-integer multiple of an initial data rate of the various data rates and is determined based on a metric for communication of information over the wired link determined for each of two or more of the various data rates, wherein the control signals are to:

increase a voltage swing of the transmit circuit if the maximum data rate is less than a target data rate;

decrease a supply voltage of the transmit circuit if the maximum data rate is greater than the target data rate; and

decrease the voltage swing of the transmit circuit if the maximum data rate is greater than the target data rate; and

the second device comprising control logic to provide command instructions to the command buffer of the first device.

8. The system of claim 7 , wherein the control logic of the second device is configured to determine a first voltage margin corresponding to transmitting data over the wired link at a first error rate, determine a second voltage margin corresponding to transmitting data over the wired link at a second error rate, and determine a noise metric based on the first voltage margin and second voltage margin.

9. The system of claim 7 , wherein the control logic of the second device is configured to:

determine a first offset voltage of the receive circuit, wherein the first offset voltage corresponds to a first error rate of the receive circuit;

determine a second offset voltage of the receive circuit, wherein the second offset voltage corresponds to a second error rate of the receive circuit that is lower than the first error rate of the receive circuit;

determine a noise metric in accordance with the first offset voltage and the second offset voltage; and

determine a predicted third offset voltage of the receive circuit in accordance with the noise metric and the second offset voltage, wherein the predicted third offset voltage corresponds to a third error rate of the receive circuit, and the third error rate corresponds to a target error rate and the predicted third offset voltage corresponds to a voltage margin;

wherein the receive circuit is configured to receive data signals utilizing a voltage margin parameter corresponding to the predicted third offset voltage, to produce output signals, output by the receive circuit.

10. The system of claim 9 , wherein the control logic of the second device is configured to determine a respective offset voltage of the first offset voltage and second offset voltage by determining a response of the receive circuit at a sequence of voltages.

11. The system of claim 9 , wherein the control logic of the second device is configured to determine the predicted third offset voltage in accordance with a formula of the form V 3 =V 2 −αN, where V 2 is the second offset voltage, N is a noise metric, and α is a coefficient determined in accordance with the second error rate and the target error rate.

12. A method of operating a device configured to be coupled to and transmit and receive data via a wired link, wherein the device includes:

a transmit circuit to couple with the wired link and to transmit data from the device to a second device,

a receive circuit to couple to the wired link and to receive data transmitted by the second device, and

a command buffer coupled to the transmit circuit and receive circuit, to provide control signals to configure bi-directional communication of information over the wired link with the second device at various data rates,

wherein the transmit circuit and receive circuit of the device are configurable for bi-directional communication of information over the wired link with the second device at various data rates, where a maximum data rate of the various data rates is a non-integer multiple of an initial data rate of the various data rates;

the method comprising, providing control signals from the command buffer to:

increase a voltage swing of the transmit circuit if a determined maximum data rate is less than a target data rate;

decrease a supply voltage of the transmit circuit if the determined maximum data rate is greater than the target data rate; and

decrease the voltage swing of the transmit circuit if the determined maximum data rate is greater than the target data rate.

13. The method of claim 12 , wherein a metric for communication of information used for determining the maximum data rate is an error rate.

14. The method of claim 12 , including determining the maximum data rate using a performance metric for communication of information over the wired link at a respective data rate of the various data rates.

15. The method of claim 12 , wherein the maximum data rate is determined based on a metric for communication of information over the wired link and on a power consumption constraint.

16. The method of claim 12 , including iteratively adjusting a data rate of communication of information over the wired link, relative to the initial data rate, in accordance with a performance metric for communication of information over the wired link, subject to a power consumption constraint, so as to determine an adjusted data rate of communication of information over the wired link.

17. The method of claim 12 , wherein a second data rate of the various data rates corresponds to transmission of data over the wired link with an error rate corresponding to a predetermined error rate, and the second data rate is determined based on a predicted timing margin or predicted voltage margin, which is determined based on a metric for communication of information over the wired link and corresponds to the predetermined error rate.

18. The method of claim 12 , including determining a first voltage margin corresponding to transmitting data over the wired link at a first error rate, determining a second voltage margin corresponding to transmitting data over the wired link at a second error rate, and determining a noise metric based on the first voltage margin and second voltage margin.

19. The method of claim 12 , including:

determining a first offset voltage of the receive circuit, wherein the first offset voltage corresponds to a first error rate of the receive circuit;

determining a second offset voltage of the receive circuit, wherein the second offset voltage corresponds to a second error rate of the receive circuit that is lower than the first error rate of the receive circuit;

determining a noise metric in accordance with the first offset voltage and the second offset voltage; and

determining a predicted third offset voltage of the receive circuit in accordance with the noise metric and the second offset voltage, wherein the predicted third offset voltage corresponds to a third error rate of the receive circuit, and the third error rate corresponds to a target error rate and the predicted third offset voltage corresponds to a voltage margin;

wherein the receive circuit is configured to receive data signals utilizing a voltage margin parameter corresponding to the predicted third offset voltage, to produce output signals, output by the receive circuit.

20. The method of claim 19 , including determining a respective offset voltage of the first offset voltage and second offset voltage by determining a response of the receive circuit at a sequence of voltages.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2025
From: RAMBUS INC.
To: SIGNAL LLP
Reel/Frame 073085/0650 →
Continuity (11)
Continuation 17751480 · May 23, 2022
Continuation 16659541 · Oct 21, 2019
Continuation 15947701 · Apr 6, 2018
Continuation 15393234 · Dec 28, 2016
Continuation 14931652 · Nov 3, 2015
Continuation 14507743 · Oct 6, 2014
Continuation 13633076 · Oct 1, 2012
Continuation 12518781
Provisional Application 60869896 · Dec 13, 2006
Provisional Application 60869895 · Dec 13, 2006
Related Publication 20240264972A1 · Aug 8, 2024
References Cited (75)
US 4679191A · Nelson et al. · 1987 [cited by applicant]
US 5684429A · Sanwo et al. · 1997 [cited by applicant]
US 6021158A · Schurr et al. · 2000 [cited by applicant]
US 6075821A · Kao et al. · 2000 [cited by applicant]
US 6160842A · DeLong et al. · 2000 [cited by applicant]
US 6246695B1 · Seazholtz · 2001 [cited by examiner]
US 6434201B1 · Ohno et al. · 2002 [cited by applicant]
US 6438159B1 · Uber · 2002 [cited by applicant]
US 6462852B1 · Paschal et al. · 2002 [cited by applicant]
US 6496911B1 · Dixon et al. · 2002 [cited by applicant]
US 6570915B1 · Sweitzer et al. · 2003 [cited by applicant]
US 6606576B2 · Sessions · 2003 [cited by applicant]
US 6704351B1 · Ott et al. · 2004 [cited by applicant]
US 6775328B1 · Segaram · 2004 [cited by applicant]
US 6879455B2 · Ngo et al. · 2005 [cited by applicant]
US 7039118B1 · Segaram · 2006 [cited by applicant]
US 7092449B2 · Segaram · 2006 [cited by applicant]
US 7203460B2 · Boose et al. · 2007 [cited by applicant]
US 7269357B2 · Case et al. · 2007 [cited by applicant]
US 7408995B2 · Segaram · 2008 [cited by applicant]
US 7483699B2 · Karmi et al. · 2009 [cited by applicant]
US 7522671B2 · Kiamilev et al. · 2009 [cited by applicant]
US 7529217B2 · Pister et al. · 2009 [cited by applicant]
US 7536157B2 · Wood et al. · 2009 [cited by applicant]
US 7573940B2 · Connor et al. · 2009 [cited by applicant]
US 7590392B2 · Navaratnam · 2009 [cited by examiner]
US 7593470B2 · Segaram · 2009 [cited by applicant]
US 7639745B2 · Bonelli et al. · 2009 [cited by applicant]
US 7643563B2 · Huang et al. · 2010 [cited by applicant]
US 20020136357A1 · Suonsivu et al. · 2002 [cited by applicant]
US 20030133415A1 · Kim et al. · 2003 [cited by applicant]
US 20030137403A1 · Carrender et al. · 2003 [cited by applicant]
US 20040022180A1 · Stolpman et al. · 2004 [cited by applicant]
US 20040022544A1 · Case et al. · 2004 [cited by applicant]
US 20040202254A1 · Segaram · 2004 [cited by applicant]
US 20040205431A1 · Moore et al. · 2004 [cited by applicant]
US 20050042996A1 · Khlat et al. · 2005 [cited by applicant]
US 20050123028A1 · Cioffi et al. · 2005 [cited by applicant]
US 20050135390A1 · Anderson · 2005 [cited by examiner]
US 20050163116A1 · Anderson · 2005 [cited by examiner]
US 20050195904A1 · Huang et al. · 2005 [cited by applicant]
US 20050213593A1 · Anderson · 2005 [cited by examiner]
US 20050249126A1 · Chang et al. · 2005 [cited by applicant]
US 20060153307A1 · Brown et al. · 2006 [cited by applicant]
US 20060160551A1 · Matoba et al. · 2006 [cited by applicant]
US 20060165186A1 · Segaram · 2006 [cited by applicant]
US 20060188043A1 · Zerbe et al. · 2006 [cited by applicant]
US 20060233279A1 · Ryder · 2006 [cited by examiner]
US 20070099572A1 · Navaratnam et al. · 2007 [cited by applicant]
US 20070127581A1 · Connor et al. · 2007 [cited by applicant]
US 20070184787A1 · Wood et al. · 2007 [cited by applicant]
US 20070279194A1 · Carrender et al. · 2007 [cited by applicant]
US 20070288671A1 · Bohm · 2007 [cited by examiner]
US 20080049716A1 · Munguia et al. · 2008 [cited by applicant]
US 20080205501A1 · Cioffi et al. · 2008 [cited by applicant]
US 20090132888A1 · Bains et al. · 2009 [cited by applicant]
US 20090286489A1 · Racherla · 2009 [cited by examiner]
US 20110119551A1 · Tsern et al. · 2011 [cited by applicant]
US 20110170559A1 · Zhang · 2011 [cited by examiner]
WO WO1999020016 · 1999 [cited by applicant]
WO WO2001037506 · 2001 [cited by applicant]
WO WO2004105334A3 · 2004 [cited by applicant]
Chen et al., “A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communication,” ISSCC97, Session 15, Serial Data Communications, Paper FP 15.3, pp. 242-243, 465, Feb. 7, 1997. 3 pages. [cited by applicant]
Dally et al., “Transmitter Equalization for 4-Gbps Signaling,” IEEE Micro, vol. 17, No. 1, Jan./Feb. 1997, pp. 48-56. 9 pages. [cited by applicant]
Froelich, Dan, “Gen2 PCIe Electrical Specification Overview,” PCI-SIG, slide show presentaion, Digital Enterprise Group, Intel, PCIe Technology Seminar 2005. 50 pages. [cited by applicant]
Froelich, Dan, “PCI Express 2.0 Electrical Specification Overview,” PCI-SIG, Intel Corporation, Slideshow Presentation, APAC PCle Technical Seminar 2006. 34 pages. [cited by applicant]
International Search Report and Written Opinion dated Oct. 17, 2008 in International Application No. PCT/US2007/087027. 21 pages. [cited by applicant]
International Telecommunication Union, “Data Communication Over the Telephone Network—A Family of 2-Wire, Duplex Modems Operating at Data Signalling Rates of Up To 9600 bit/s for Use on the General Switched Telephone Ne… [cited by applicant]
International Telecommunication Union, “Series V: Data Communication Over the Telephone Network, Interfaces and Voiceband Modems, A Modem Operating at Data Signalling Rates of Upto to 33 600 bit/s for Use on the General… [cited by applicant]
JEDEC, “JEDEC Standard, DDR2 SDRAM Specification”, JESD79-2B (Revision of JESD79-2A), Jedec Solid State Technology Association, Jan. 2005, 113 Pages. [cited by applicant]
Newcombe, E. Alexander et al., “Error Rate Monitoring For Digital Communications”, Proceedings of the IEEE, vol. 70, No. 8, Aug. 1982, pp. 805-828, 24 Pages. [cited by applicant]
PCI Express, “PCI Express Base Specification” Revision 2.0, Dec. 20, 2006. 608 pages. [cited by applicant]
Request for Inter Partes Reexamination Under 35 U.S.C. for U.S. Pat. No. 7,330,952 dated Jun. 4, 2009. 98 pages. [cited by applicant]
Sharma, Debendra Das, “PCIe 2.0 Logical PHY Architecture,” PCI-SIG, Slideshow Presentation, PCI-SIG APAC PCIe Technology Seminar 2006. 33 pages. [cited by applicant]
Widmer et al., “Single-Chip 4 x 500-MBd CMOS Transceiver,” IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996, pp. 2004-2014. 11 pages. [cited by applicant]