IP Library Granted Patent US 12,444,649
Granted Patent B2
US 12,444,649 · App. 18/444,959 · Granted Oct 14, 2025

Vias for cobalt-based interconnects and methods of fabrication thereof

Inventors: Yu-Jen Chang (Hsinchu, TW); Hua Feng Chen (Hsinchu, TW); Kuo-Hua Pan (Hsinchu, TW); Min-Yann Hsieh (Kaohsiung, TW)
Assignee: Parabellum Strategic Opportunties Fund LLC
H01L21/76846H01L21/76873H01L21/76886H01L23/5226H01L23/53209H01L23/53266H01L21/76813H01L21/76831H01L21/76834H01L21/76877H01L21/76882H01L23/485H01L23/532H01L23/53295
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,444,649
App. No.
18/444,959
Granted
Oct 14, 2025
Kind
B2
Abstract

Interconnect structures and corresponding techniques for forming the interconnect structures are disclosed herein. An exemplary interconnect structure includes a conductive feature that includes cobalt and a via disposed over the conductive feature. The via includes a first via barrier layer disposed over the conductive feature, a second via barrier layer disposed over the first via barrier layer, and a via bulk layer disposed over the second via barrier layer. The first via barrier layer includes titanium, and the second via barrier layer includes titanium and nitrogen. The via bulk layer can include tungsten and/or cobalt. A capping layer may be disposed over the conductive feature, where the via extends through the capping layer to contact the conductive feature. In some implementations, the capping layer includes cobalt and silicon.

Claims (40)

1. A method for forming an interconnect structure, the method comprising:

forming a cobalt-containing contact directly on a first source/drain feature, wherein the cobalt-containing contact includes a cobalt-containing bulk layer, the cobalt-containing contact has an upper portion above a top surface of a gate structure, the cobalt-containing contact has a lower portion below the top surface of the gate structure, the upper portion is formed in a first interlayer dielectric layer and a first contact etch stop layer, and the gate structure is disposed between the first source/drain feature and a second source/drain feature;

forming a tungsten-containing via directly on the cobalt-containing contact, wherein the tungsten-containing via is formed in a second interlayer dielectric layer and a second contact etch stop layer, wherein the forming the tungsten-containing via includes:

forming a tungsten-containing bulk layer, and

forming a titanium-and-nitrogen-containing barrier layer along a bottom and a sidewall of the tungsten-containing bulk layer; and

forming a copper-containing trace directly on the tungsten-containing via, wherein the copper-containing trace is formed in a third interlayer dielectric layer and a third contact etch stop layer;

wherein the gate structure is a first gate structure and the lower portion of the cobalt-containing contact and the first source/drain feature are disposed between the first gate structure and a second gate structure.

2. The method of claim 1 , wherein the titanium-and-nitrogen-containing barrier layer is formed to have a first titanium concentration and a second titanium concentration, wherein the first titanium concentration is proximate the tungsten-containing bulk layer, the second titanium concentration is proximate the cobalt-containing contact, and the first titanium concentration is less than the second titanium concentration.

3. The method of claim 2 , wherein the first titanium concentration is at least 35% and the second titanium concentration is at least 90%.

4. The method of claim 1 , wherein the titanium-and-nitrogen-containing barrier layer is formed to wrap the tungsten-containing bulk layer.

5. The method of claim 1 , wherein the forming the copper-containing trace includes forming a nitrogen-containing barrier layer and forming a copper-containing bulk layer over the nitrogen-containing barrier layer.

6. The method of claim 1 , wherein the first contact etch stop layer, the second contact etch stop layer, and the third contact etch stop layer each include nitrogen.

7. The method of claim 1 , wherein the first contact etch stop layer is formed between the first gate structure and the first interlayer dielectric layer and the first contact etch stop layer covers a portion of the top surface of the first gate structure.

8. The method of claim 1 , wherein:

the cobalt-containing contact is a first cobalt-containing contact, the upper portion is a first upper portion, the lower portion is a first lower portion, and the cobalt-containing bulk layer is a first cobalt-containing bulk layer; and

the method further includes forming a second cobalt-containing contact directly on the second source/drain feature, wherein the second cobalt-containing contact includes a second cobalt-containing bulk layer, the second cobalt-containing contact has a second upper portion above the top surface of the first gate structure, the second cobalt-containing contact has a second lower portion below the top surface of the first gate structure, the second upper portion is formed in the first interlayer dielectric layer and the first contact etch stop layer, and the first gate structure is disposed between the first lower portion of the first cobalt-containing contact and the second lower portion of the second cobalt-containing contact.

9. A method for forming an interconnect structure, the method comprising:

forming a cobalt-containing contact directly on a first epitaxial source/drain feature, wherein the cobalt-containing contact includes a first cobalt-containing bulk layer, the cobalt-containing contact is formed in a first interlayer dielectric layer, and the cobalt-containing contact extends below top surfaces of two gate structures, such that the cobalt-containing contact is sandwiched by the two gate structures, wherein one of the two gate structures is disposed between the first epitaxial source/drain feature and a second epitaxial source/drain feature;

forming a cobalt-containing via directly on the cobalt-containing contact, wherein the cobalt-containing via is formed in a second interlayer dielectric layer and the forming the cobalt-containing via includes:

forming a second cobalt-containing bulk layer, and

forming a titanium-and-nitrogen-containing barrier layer along a sidewall of the second cobalt-containing bulk layer; and

forming a copper-containing feature directly on the cobalt-containing via, wherein the copper-containing feature is formed in a third interlayer dielectric layer.

10. The method of claim 9 , further comprising forming a nitrogen-containing layer between the first interlayer dielectric layer and the second interlayer dielectric layer, wherein the cobalt-containing via is formed in the nitrogen-containing layer.

11. The method of claim 9 , further comprising forming a nitrogen-containing layer between the second interlayer dielectric layer and the third interlayer dielectric layer, wherein the copper-containing feature is formed in the nitrogen-containing layer.

12. The method of claim 9 , wherein forming the copper-containing feature includes forming a copper-containing bulk layer and a nitrogen-containing barrier layer.

13. The method of claim 12 , wherein forming the nitrogen-containing barrier layer includes forming a tantalum nitride layer.

14. The method of claim 9 , further comprising forming a fourth interlayer dielectric layer between a substrate and the first interlayer dielectric layer, wherein:

the cobalt-containing contact is also formed in the fourth interlayer dielectric layer; and the fourth interlayer dielectric layer is between the cobalt-containing contact and each of the two gate structures.

15. A method for forming an interconnect structure, the method comprising:

forming a cobalt-containing contact directly on a first source/drain feature, wherein the cobalt-containing contact includes a cobalt-containing bulk layer, the cobalt-containing contact is formed in a first interlayer dielectric layer and a second interlayer dielectric layer, one of two gate structures is disposed between the first source/drain feature and a second source/drain feature, and the two gate structures are disposed over a substrate;

forming a tungsten-containing via directly on the cobalt-containing contact, wherein the tungsten-containing via is formed in a third interlayer dielectric layer and the tungsten-containing via includes a tungsten-containing bulk layer;

forming a titanium-containing barrier layer that directly contacts the tungsten-containing bulk layer and the cobalt-containing contact; and

forming a copper-containing trace directly on the tungsten-containing via, wherein the copper-containing trace is formed in a fourth interlayer dielectric layer.

16. The method of claim 15 , wherein:

the first interlayer dielectric layer is between the two gate structures;

the cobalt-containing contact extends through the first interlayer dielectric layer, such that the cobalt-containing contact is sandwiched between the two gate structures; and

the method further includes forming a gate contact to the one of the two gate structures, wherein the gate contact is formed in the second interlayer dielectric layer.

17. The method of claim 16 , wherein the gate contact includes tungsten.

18. The method of claim 15 , further comprising forming a nitrogen-containing dielectric layer that directly contacts the tungsten-containing via, the second interlayer dielectric layer, and the third interlayer dielectric layer.

19. The method of claim 15 , further comprising forming an etch stop layer that directly contacts the cobalt-containing contact, the first interlayer dielectric layer, and a top of the one of the two gate structures.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 5, 2024
From: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
To: PARABELLUM STRATEGIC OPPORTUNITIES FUND LLC
Reel/Frame 068326/0474 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2024
From: CHANG, YU-JEN; HSIEH, MIN-YANN; CHEN, HUA FENG; PAN, KUO-HUA
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 066489/0849 →
Continuity (4)
Continuation 17815839 · Jul 28, 2022
Continuation 16720853 · Dec 19, 2019
Continuation 15692212 · Aug 31, 2017
Related Publication 20240194525A1 · Jun 13, 2024
References Cited (45)
US 5817572A · Chiang · 1998 [cited by examiner]
US 6144099A · Lopatin et al. · 2000 [cited by applicant]
US 6333255B1 · Sekiguchi · 2001 [cited by examiner]
US 7319065B1 · Yu · 2008 [cited by examiner]
US 7329599B1 · Wirbeleit et al. · 2008 [cited by applicant]
US 7514353B2 · Weidman et al. · 2009 [cited by applicant]
US 8765600B2 · Chang et al. · 2014 [cited by applicant]
US 8785285B2 · Tsai et al. · 2014 [cited by applicant]
US 9287170B2 · Lee et al. · 2016 [cited by applicant]
US 9472502B1 · Lee et al. · 2016 [cited by applicant]
US 9514983B2 · Jezewski et al. · 2016 [cited by applicant]
US 9721889B1 · Niu et al. · 2017 [cited by applicant]
US 9824970B1 · Zhang et al. · 2017 [cited by applicant]
US 9917009B2 · Kamineni et al. · 2018 [cited by applicant]
US 10734280B2 · Yim · 2020 [cited by examiner]
US 11908735B2 · Chang · 2024 [cited by examiner]
US 20020019127A1 · Givens · 2002 [cited by applicant]
US 20030111729A1 · Leu · 2003 [cited by applicant]
US 20030189026A1 · Padhi et al. · 2003 [cited by applicant]
US 20050023702A1 · Nishimura et al. · 2005 [cited by applicant]
US 20060145347A1 · Aida · 2006 [cited by examiner]
US 20070111519A1 · Lubomirsky et al. · 2007 [cited by applicant]
US 20090045515A1 · Gonzalez et al. · 2009 [cited by applicant]
US 20110272765A1 · Seo · 2011 [cited by applicant]
US 20130193489A1 · Baars et al. · 2013 [cited by applicant]
US 20140183738A1 · Jezewski et al. · 2014 [cited by applicant]
US 20140327140A1 · Zhang et al. · 2014 [cited by applicant]
US 20150061147A1 · Lin et al. · 2015 [cited by applicant]
US 20150179579A1 · Jezewski et al. · 2015 [cited by applicant]
US 20170077248A1 · Eom et al. · 2017 [cited by applicant]
US 20180130703A1 · Sardesai · 2018 [cited by applicant]
US 20180261540A1 · Lee · 2018 [cited by examiner]
US 20210118801A1 · Wang · 2021 [cited by examiner]
CN 1565047A · 2005 [cited by applicant]
CN 104425451A · 2015 [cited by applicant]
CN 104813446A · 2015 [cited by applicant]
CN 106356331A · 2017 [cited by applicant]
CN 106531719A · 2017 [cited by applicant]
KR 19980080770A · 1998 [cited by applicant]
KR 20010048188A · 2001 [cited by applicant]
KR 20020078623A · 2002 [cited by applicant]
KR 20150070339A · 2015 [cited by applicant]
TW 200713499A · 2007 [cited by applicant]
TW 201533845A · 2015 [cited by applicant]
TW 201725682A · 2017 [cited by applicant]