IP Library › Granted Patent US 12,265,769
Granted Patent B2
US 12,265,769 · App. 18/453,415 · Granted Apr 1, 2025

Collateral correlated regression in version control repository

Inventors: Kousik Dan (Bangalore, IN); Sandeep Korrapati (Bangalore, IN); Joji P George (Bangalore, IN); Amarnath Thulabanthula (Bangalore, IN); Nitish Jindal (Bangalore, IN); Madhuri Soma (Bangalore, IN)
Assignee: International Business Machines Corporation
G06F30/333G06F16/211G06F30/327G06N20/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,265,769
App. No.
18/453,415
Granted
Apr 1, 2025
Kind
B2
Abstract

A method, system, and computer program product for parallel regression to bypass regression process interruption are provided. The method identifies an RTL design. The RTL design is converted into a control data flow graph having a plurality of nodes and a plurality of arcs. A mapping table is generated with a machine learning database from a set of test cases based on the control data flow graph. The method selectively calls one or more test cases of the set of test cases to merge a branch to a main repository to bypass a portion of a regression process.

Claims (26)

1. A parallel regression system comprising:

a conversion component configured to convert registry transfer level (RTL) designs into one or more control data flow graphs;

a mapping component configured to generate one or more mapping tables by parsing one or more sets of test cases in regressions through the one or more control data flow graphs; and

a merge component configured to call one or more test cases from one or more sets of test cases included in the one or more mapping tables.

2. The system of claim 1 further comprising:

an identification component configured to identify RTL designs.

3. The system of claim 1 wherein the conversion component is further configured to convert the RTL design into the control data flow graphs using a registry transfer level of a hardware description.

4. The system of claim 1 wherein the control data flow graph includes a plurality of nodes and a plurality of arcs.

5. The system of claim 4 wherein each node of the plurality of nodes is a logical expression.

6. The system of claim 4 wherein each arc is a signal to at least one of the plurality of nodes.

7. The system of claim 1 wherein the merge component is further configured to merge a branch test case to a main repository.

8. The system of claim 7 wherein the merge component merges the branch test case to the main repository in response to an identification of new logic in the test case.

9. The system of claim 7 wherein the merge component merges the branch test case to the main repository in response to an identification of new logic in a side branch.

10. The system of claim 1 further comprising a testing component is further configured to determine a test case efficiency for at least one test case of the set of test cases.

11. The system of claim 10 wherein the testing component is further configured to test one or more logic cones based on the test case efficiency of the at least one test case.

12. A parallel regression system comprising:

a conversion component configured to convert registry transfer level (RTL) designs into control data flow graphs; and

a merge component configured to call one or more test cases from one or more sets of test cases included in one or more mapping tables, wherein the merge component is further configured to merge, in response to an identification of new logic in a test case, a branch test case to a main repository to bypass a portion of a regression process.

13. The system of claim 12 wherein the mapping tables are based on the control data flow graphs and the one or more sets of test cases.

14. The system of claim 13 further comprising a mapping component configured to generate the one or more mapping tables by parsing the one or more sets of test cases in regressions through the control data flow graph.

15. The system of claim 12 further comprising a testing component configured to determine a test case efficiency for at least one test case of the set of test cases, wherein the testing component is further configured to test one or more logic cones based on the test case efficiency of the at least one test case.

16. A parallel regression system comprising:

a conversion component configured to convert registry transfer level (RTL) designs into control data flow graphs; and

a merge component configured to call one or more test cases from one or more sets of test cases included in one or more mapping tables, wherein the merge component is further configured to merge, in response to an identification of new logic in a side branch, a branch test case to a main repository to bypass a portion of a regression process.

17. The system of claim 16 further comprising a mapping component configured to generate the one or more mapping tables by parsing the one or more sets of test cases in regressions through the control data flow graph.

18. The system of claim 16 further comprising a testing component configured to determine a test case efficiency for at least one test case of the set of test cases, wherein the testing component is further configured to test one or more logic cones based on the test case efficiency of the at least one test case.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2023
From: DAN, KOUSIK; KORRAPATI, SANDEEP; GEORGE, JOJI P; THULABANTHULA, AMARNATH; JINDAL, NITISH; SOMA, MADHURI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 064661/0228 →
Continuity (2)
Continuation 17347680 · Jun 15, 2021
Related Publication 20230394213A1 · Dec 7, 2023
References Cited (38)
US 6341291B1 · Bentley · 2002 [cited by examiner]
US 7155375B1 · Rimoldi · 2006 [cited by examiner]
US 7178063B1 · Smith · 2007 [cited by examiner]
US 7194489B2 · Bentley · 2007 [cited by examiner]
US 7305650B1 · Jensen · 2007 [cited by examiner]
US 8271920B2 · Cho · 2012 [cited by examiner]
US 8413088B1 · Armbruster · 2013 [cited by applicant]
US 8924938B2 · Chang · 2014 [cited by applicant]
US 9032369B2 · Balakrishnan · 2015 [cited by applicant]
US 9256419B2 · Mannarswamy · 2016 [cited by applicant]
US 9286188B1 · Chopra · 2016 [cited by applicant]
US 10467250B2 · Baird · 2019 [cited by examiner]
US 10761813B1 · Echeverria · 2020 [cited by examiner]
US 10839132B2 · Dan · 2020 [cited by applicant]
US 10984150B2 · Maddukuri · 2021 [cited by examiner]
US 11226889B2 · Quemy · 2022 [cited by examiner]
US 11645441B1 · Jiang · 2023 [cited by examiner]
US 11790143B2 · Dan · 2023 [cited by examiner]
US 20080184180A1 · Takenaka · 2008 [cited by examiner]
US 20110154110A1 · Letz · 2011 [cited by examiner]
US 20120144376A1 · Van Eijndhoven · 2012 [cited by examiner]
US 20140282411A1 · Liemandt · 2014 [cited by examiner]
US 20170017747A1 · Cho · 2017 [cited by examiner]
US 20190042513A1 · Fleming, Jr. · 2019 [cited by examiner]
US 20200192660A1 · Ananthanarayanan · 2020 [cited by applicant]
US 20200265123A1 · Dan · 2020 [cited by applicant]
US 20200364042A1 · Wuensche · 2020 [cited by applicant]
US 20200394128A1 · Hicks · 2020 [cited by examiner]
US 20210081305A1 · Baghdadi · 2021 [cited by examiner]
WO WO2019167081A1 · 2019 [cited by examiner]
Ghosh, A. Raghunathan and N. K. Jha, “A design-for-testability technique for register-transfer level circuits using control/data flow extraction,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and… [cited by examiner]
Efficient Workflow to Promote Patches in a Multi-Level Version Control Hardware Design Repository, ip.com, IP.com No. IPCOM000264246D, IP.com Electronic Publication Date: Nov. 25, 2020, 7 pages. [cited by applicant]
List of IBM Patents and Patent Applications to be Treated as Related (2023) 2 pgs. [cited by applicant]
Mell et al., “The NIST Definition of Cloud Computing”, Recommendations of the National Institute of Standards and Technology, Special Publication 800-145, Sep. 2011, 7 pages. [cited by applicant]
U.S. Appl. No. 17/347,680 Notices of References, mailed Jun. 1, 2023, 2 pgs. [cited by applicant]
Al-Sabbagh et al., “Predicting Test Case Verdicts Using Textual Analysis of Committed Code Churns”, 16 pps., University of Gothenburg, Computer Science and Engineering Department, Gothenburg, Swededn, <https://ceur-ws.o… [cited by applicant]
Marchese, “Formal verification enables Agile RTL development”, Posted: Jan. 13, 2014, 3 pps., © 2024 The Curation Company, Tech Design Forum <https://www.techdesignsforums.com/practice/technique/formal-verification-enab… [cited by applicant]
Normann, “Test Case Selection Based on Code Changes”, Nov. 2019, 28 pps., Uppsala Universitet, Department of Information Technology, <https://uu.diva-portal.org/smash/get/diva2:1371200/FULLTEXT01.pdf>. [cited by applicant]