IP Library › Granted Patent US 12,307,107
Granted Patent B2
US 12,307,107 · App. 18/468,742 · Granted May 20, 2025

Apparatus and method for dynamically managing host performance booster control mode

Inventor: Ki Young Kim (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F3/0634G06F3/0604G06F3/0659G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,307,107
App. No.
18/468,742
Granted
May 20, 2025
Kind
B2
Abstract

A memory system which includes a nonvolatile memory device configured to store a mapping table that includes a plurality of map segments each having mapping information between a logical address and a physical address; and a controller configured to: transfer the mapping information to a host through a host performance booster (HPB) operation based on a mode, which is selected by the host from a host control mode and a device control mode, and selectively request the host to change the mode between the host control mode and the device control mode based on a ratio of a read request with a physical address to all read requests, which are transferred from the host.

Claims (43)

1. A memory system comprising:

a nonvolatile memory device configured to store a mapping table that includes a plurality of map segments each having mapping information between a logical address and a physical address; and

a controller configured to:

transfer the mapping information to a host through a host performance booster (HPB) operation based on a mode, which is selected by the host from a host control mode and a device control mode, and

selectively request the host to change the selected mode between the host control mode and the device control mode based on a ratio of read requests with physical addresses to all read requests, which are transferred from the host.

2. The memory system of claim 1 , wherein the controller is further configured to calculate, in a low power mode, the ratio based on a number of the all read requests and a number of the read requests with the physical addresses.

3. The memory system of claim 1 , wherein the controller is configured to request the host to change the selected mode to the device control mode when the ratio is lower than a preset threshold.

4. The memory system of claim 3 , wherein the controller is further configured to:

perform the HPB operation in the device control mode when a message notifying a change to the device control mode is received from the host, and

request the host to change the device control mode to the host control mode when a number of map segments recommended to the host is equal to or greater than a preset number that is preset by the host.

5. The memory system of claim 1 , wherein the controller is configured to request the host to change the selected mode to the host control mode when the ratio is lower than a preset threshold.

6. The memory system of claim 5 ,

wherein the controller is further configured to perform the HPB operation in the host control mode when a message notifying a change to the host control mode is received from the host, and

wherein the controller requests the host to change the selected mode from the host control mode to the device control mode when the ratio is lower than the preset threshold after the message is received.

7. The memory system of claim 1 , wherein the controller is further configured to maintain the selected mode when the ratio is equal to or greater than a preset threshold.

8. The memory system of claim 1 , wherein the mapping information, which is transferred to the host, is determined by the host when the selected mode is the host control mode.

9. The memory system of claim 1 , wherein the controller is further configured to determine the mapping information, which is transferred to the host when the selected mode is the device control mode.

10. The memory system of claim 1 , wherein the controller is configured to request the host to change the selected mode in an active state.

11. An operating method of a memory system comprising:

performing a host performance booster (HPB) operation based on a first control mode determined by an external device and transferring mapping information to the external device;

calculating a ratio of read requests with physical addresses to all read requests received from the external device;

requesting, when the ratio is less than a predetermined ratio value, the external device to change the first control mode to a second control mode; and

performing, when a response message notifying a change to the second control mode is received from the external device, the HPB operation based on the second control mode and transferring mapping information to the external device,

wherein the first control mode is one of a host control mode and a device control mode and the second control mode is the other one of the host control mode and the device control mode.

12. The operating method of claim 11 ,

wherein the first control mode is the host control mode, and

wherein the performing the HPB operation based on the first control mode includes:

reading, from a nonvolatile memory device, the mapping information corresponding to a logical address range determined by the external device; and

transferring the read mapping information to the external device.

13. The operating method of claim 11 ,

wherein the second control mode is the device control mode, and

wherein the performing of the HPB operation based on the second control mode includes transferring, to the external device, the mapping information determined by a controller.

14. The operating method of claim 13 , further comprising requesting the external device to change the second control mode to the first control mode when a size of mapping information recommended to the external device is equal to or greater than a predetermined size that is predetermined by the external device.

15. The operating method of claim 11 , further comprising maintaining the first control mode when the ratio is equal to or greater than the predetermined ratio value.

16. A memory system comprising:

a nonvolatile memory device including a plurality of map segments in which mapping information is stored; and

a controller configured to:

read the mapping information from the nonvolatile memory device based on a first mapping information request mode from an external device and transfer the read mapping information to the external device,

calculate, in an idle mode, a ratio of read requests having physical addresses to all read requests, which are inputted from the external device, and

determine, when the ratio of the read requests having the physical addresses and the all read requests is less than a predetermined reference value, to change the first mapping information request mode to a second mapping information request mode,

wherein one of the first and second mapping information request modes is a host control mode and the other one of the first and second mapping information request modes is a device control mode.

17. The memory system of claim 16 , wherein the controller is further configured to maintain the first mapping information request mode when the ratio is equal to or greater than the predetermined reference value.

18. The memory system of claim 16 , wherein the controller is further configured to request, when entering an active mode from the idle mode, the external device to change the first mapping information request mode to the second mapping information request mode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2023
From: KIM, KI YOUNG
To: SK HYNIX INC.
Reel/Frame 064929/0505 →
Priority Claims (1)
KR 10-2023-0006504 · Jan 17, 2023 · national
Continuity (1)
Related Publication 20240241656A1 · Jul 18, 2024
References Cited (14)
US 10229051B2 · Hwang · 2019 [cited by examiner]
US 10866898B2 · Lee · 2020 [cited by examiner]
US 11036625B1 · Balluchi · 2021 [cited by examiner]
US 20120054421A1 · Hiratsuka · 2012 [cited by examiner]
US 20210397365A1 · Kim · 2021 [cited by examiner]
US 20220004341A1 · Chen · 2022 [cited by examiner]
US 20220058134A1 · Minopoli · 2022 [cited by examiner]
US 20220253388A1 · Zhang · 2022 [cited by examiner]
US 20230195374A1 · Izzi · 2023 [cited by examiner]
US 20230229590A1 · Bi · 2023 [cited by examiner]
US 20230359538A1 · Zhao · 2023 [cited by examiner]
KR 1020210143387A · 2021 [cited by applicant]
KR 1020230048769A · 2023 [cited by applicant]
Jedec Standard, “Universal Flash Storage (UFS) Host Performance Booster (HPB) Extension”, Version 1.0, JESD220-3, (2019), 34 pgs (Year: 2019). [cited by examiner]