IP Library Granted Patent US 12,687,682
Granted Patent B2
US 12,687,682 · App. 18/489,558 · Granted Jul 21, 2026

Multi-array parallel optical links

Inventors: Robert Kalman (Mountain View, CA); Bardia Pezeshki (Mountain View, CA); Alexander Tselikov (Mountain View, CA)
Assignee: AvicenaTech, Corp.
G02B6/4203G02B6/4249G02B6/3664
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,687,682
App. No.
18/489,558
Granted
Jul 21, 2026
Kind
B2
Abstract

An optical interconnect may provide for optical communications between two IC chips. The optical interconnect may include an array of optoelectronic elements, for example microLEDs and photodetectors, with the array including a plurality of sub-arrays. A fiber bundle of optical fibers may couple the optoelectronic elements, and the fiber bundle may include a plurality of sub-bundles, with for example one sub-bundle for coupling pairs of sub-arrays. Fibers of each sub-bundle may be accurately positioned with respect to one another.

Claims (27)

1 . An optical interconnect, comprising:

a first IC chip having a first array of optoelectronic elements including a first sub-array of microLEDs and a first sub-array of photodetectors;

a second IC chip having a second array of optoelectronic elements including a second sub-array of microLEDs and a second sub-array of photodetectors; and

a fiber bundle including a plurality of fiber sub-bundles, each of the fiber sub-bundles comprise a plurality of fibers, each of the plurality of fibers including a core concentrically surrounded by cladding, with the first sub-array of microLEDs being optically coupled to the second sub-array of photodetectors and the second sub-array of microLEDs being optically coupled to the first sub-array of photodetectors by fiber elements of different ones of the fiber sub-bundles;

wherein fiber elements of each fiber sub-bundle are arranged on a grid;

wherein each fiber sub-bundle comprises an inner region containing the fiber elements and an outer region, the outer region having outer boundary dimensions that are independent of variations in size and position of the fiber elements of the fiber sub-bundle; and

wherein the fiber sub-bundles are accurately positioned relative to each other only near ends of the fiber bundle.

2 . The optical interconnect of claim 1 , further comprising filler material between fiber elements of each fiber sub-bundle.

3 . The optical interconnect of claim 1 , wherein the grid is a hexagonal close packed grid.

4 . The optical interconnect of claim 1 , wherein the grid is a square grid.

5 . The optical interconnect of claim 1 , wherein ends of the fiber bundle are circumferentially encased by an outer jacket.

6 . The optical interconnect of claim 5 , wherein the outer jacket includes a flat edge, allowing for determination of rotational orientation of the fiber bundle.

7 . The optical interconnect of claim 1 , wherein the fiber bundle includes at least one fiducial feature.

8 . An optical interconnect, comprising:

a first IC chip having a first plurality of sub-arrays of optoelectronic elements arranged in a first array shape;

a second IC chip having a second plurality of sub-arrays of optoelectronic elements arranged in a second array shape the same as the first array shape; and

a fiber bundle including a plurality of fiber sub-bundles, each of the fiber sub-bundles comprise a plurality of fibers, each of the plurality of fibers including a core concentrically surrounded by cladding, with optoelectronic elements of different ones of the first plurality of sub-arrays of optoelectronic elements optically coupled to optoelectronic elements of different ones of the second plurality of sub-arrays by fiber elements of different ones of the fiber sub-bundles;

wherein the plurality of fiber sub-bundles are arranged on a grid having a same shape as the first array shape and the second array shape;

wherein each fiber sub-bundle comprises an inner region containing the fiber elements and an outer region, the outer region having outer boundary dimensions that are independent of variations in size and position of the fiber elements of the fiber sub-bundle; and

wherein the fiber sub-bundles are accurately positioned relative to each other only near ends of the fiber bundle.

9 . The optical interconnect of claim 8 , wherein the first plurality of sub-arrays of optoelectronic elements comprises microLEDs and the second plurality of sub-arrays of optoelectronic elements comprises photodetectors.

10 . The optical interconnect of claim 9 , wherein the photodetectors are monolithically integrated with the second IC chip.

11 . The optical interconnect of claim 9 , wherein the microLEDs are solder-bonded to a top metal layer of the first IC chip.

12 . The optical interconnect of claim 8 , wherein the first array shape of the first plurality of sub-arrays of optoelectronic elements is square-shaped.

13 . The optical interconnect of claim 8 , wherein the first array shape of the first plurality of sub-arrays of optoelectronic elements is hexagonal-shaped.

14 . The optical interconnect of claim 9 , wherein the microLEDs and the photodetectors are arranged in a rectangular pattern.

15 . The optical interconnect of claim 9 , wherein the microLEDs and the photodetectors are arranged in a hexagonal pattern.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME FROM AVICENATECH CORP. TO AVICENATECH, CORP. PREVIOUSLY RECORDED ON REEL 66869 FRAME 882. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 18, 2024
From: KALMAN, ROBERT; PEZESHKI, BARDIA; TSELIKOV, ALEXANDER
To: AVICENATECH, CORP.
Reel/Frame 067776/0186 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2024
From: KALMAN, ROBERT; PEZESHKI, BARDIA; TSELIKOV, ALEXANDER
To: AVICENATECH CORP.
Reel/Frame 066869/0882 →
Continuity (3)
Continuation 17662002 · May 4, 2022
Provisional Application 63186706 · May 10, 2021
Related Publication 20240045155A1 · Feb 8, 2024
References Cited (33)
US 5844239A · Kimura · 1998 [cited by applicant]
US 6041154A · Ono et al. · 2000 [cited by applicant]
US 6367989B1 · Hartman · 2002 [cited by examiner]
US 6487351B1 · Cryan et al. · 2002 [cited by applicant]
US 7939791B1 · Stone · 2011 [cited by examiner]
US 9063313B1 · Hasharoni · 2015 [cited by examiner]
US 9817191B2 · Kopp · 2017 [cited by examiner]
US 9964723B1 · Stone · 2018 [cited by examiner]
US 10107979B2 · Sales Casals et al. · 2018 [cited by applicant]
US 11327250B1 · Stone · 2022 [cited by examiner]
US 11476942B2 · Kalman · 2022 [cited by examiner]
US 11764878B2 · Pezeshki · 2023 [cited by examiner]
US 11822135B2 · Kalman · 2023 [cited by examiner]
US 20020181058A1 · Ger · 2002 [cited by examiner]
US 20060198585A1 · Keller et al. · 2006 [cited by applicant]
US 20070058976A1 · Tatum et al. · 2007 [cited by applicant]
US 20150341113A1 · Krug · 2015 [cited by examiner]
US 20170184791A1 · Kopp et al. · 2017 [cited by applicant]
US 20240045155A1 · Kalman · 2024 [cited by examiner]
WO WO2017139317 · 2018 [cited by applicant]
International Search Report from International Searching Authority (KIPO) in related PCT Application No. PCT/US2022/072100 dated Aug. 30, 2022. [cited by applicant]
Written Opinion from International Searching Authority (KIPO) in related PCT Application No. PCT/US2022/072100 dated Aug. 30, 2022. [cited by applicant]
Extended European Search Report by European Patent Office (EPO) in related EP Application No. 22808500.7 dated Dec. 20, 2024. [cited by applicant]
Bockstaele et al., “A Parallel Optical Interconnect Link With On-Chip Optical Access”, Micro-Optics, VCSELs, and Photonic Interconnects, Proceedings of SPIE, vol. 453, Photonics Europe, Apr. 26-30, 2004. [cited by applicant]
Liang et al., “Hybrid Integrated Platforms for Silicon Photonics”, Materials 2010, vol. 3, pp. 1782-1802, Match 12, 2010. [cited by applicant]
Roelkens et al., “III-V/Silicon Photonics for On-chip and Inter-chip Optical Interconnects”, Laser Photonics Review 4, No. 6, pp. 751-779, Jan. 11, 2010. [cited by applicant]
Rooman et al., “Asynchronous 250-Mb/s Optical Receivers with Integrated Detector in Standard CMOS Technology for Optocoupler Applications”, IEEE Journal of Solid-State Circuits, vol. 35, No. 7, Jul. 2000. [cited by applicant]
Rooman et al., “High-Efficiency AlGaInP Thin-Film LEDs Using Surface-Texturing and Waferbonding with Conductive Epoxy”, IEEE Photonics Technology Letters, vol. 17, No. 12, Dec. 2005. [cited by applicant]
Rooman et al., “Inter-Chip Optical Interconnects Using Imaging Fiber Bundles and Integrated CMOS Detectors”, Proceedings 27 [cited by applicant]
Rooman et al., “Low-Power Short-Distance Optical Interconnect using Imaging Fibre Bundles and CMOS Detectors”, IEEE Proceedings, 2000 Digest of the LEOS Summer Topical Meetings, Jul. 24-28, 2000. [cited by applicant]
Windisch et al., “Large-Signal-Modulation of High-Efficiency Light-Emitting Diodes for Optical Communication”, IEEE Journal of Quantum electronics, vol. 36, No. 12, Dec. 2000. [cited by applicant]
Windisch et al., “Light-Extraction Mechanisms in High-Efficiency Surface-Textured Light-Emitting Diodes”, IEEE Journal on selected Topics in Quantum Electronics, vol. 8, No. 2, Mar./Apr. 2002. [cited by applicant]
Office Action from the China National Intellectual Property Administration (CNIPA) in related CN Application No. 202280032589.6 dated Apr. 23, 2026. [cited by applicant]