IP Library › Granted Patent US 12,733,287
Granted Patent B2
US 12,733,287 · App. 18/491,450 · Granted Sep 8, 2026

Solid-state imaging device, method for manufacturing the same, and electronic apparatus

Inventor: Kyohei Mizuta (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
H10F39/811H04N25/67H04N25/70H04N25/77H04N25/79H10F39/018H10F39/12H10F39/182H10F39/8057H10F39/8063H10F39/809H10F39/812H10W20/023H10W20/42H10W90/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,733,287
App. No.
18/491,450
Granted
Sep 8, 2026
Kind
B2
Abstract

The present technology relates to a solid-state imaging device compatible with miniaturization of pixels, a method for manufacturing the solid-state imaging device, and an electronic apparatus. The solid-state imaging device is formed by joining a front surface side as the wiring layer formation surface of the first semiconductor substrate to a back surface side of the second semiconductor substrate. The first semiconductor substrate includes a photodiode and a transfer transistor. The second semiconductor substrate includes a charge/voltage retention portion that retains the electric charge transferred by the transfer transistor or the voltage corresponding to the electric charge. The solid-state imaging device includes a through electrode that penetrates the second semiconductor substrate, and transmits the electric charge or the voltage to the charge/voltage retention portion. The present technology can be applied to solid-state imaging devices and the like, for example.

Claims (56)

1 . A solid-state imaging apparatus, comprising:

a first semiconductor substrate;

a second semiconductor substrate,

wherein a front surface side of the first semiconductor substrate forms a wiring layer formation surface of the first semiconductor substrate and joins to a back surface side of the second semiconductor substrate which is an opposite side of a wiring layer formation surface of the second semiconductor substrate,

wherein the first semiconductor substrate includes:

a photoelectric conversion portion that photoelectrically converts incident light;

a transfer transistor that transfers electric charges of the photoelectric conversion portion; and

a voltage conversion transistor that converts the electric charges transferred by the transfer transistor into a corresponding voltage, and

wherein the second semiconductor substrate includes a charge voltage retention portion that retains the corresponding voltage converted by the voltage conversion transistor; and

a through electrode that penetrates through the second semiconductor substrate and transmits the corresponding voltage converted by the transfer transistor to the charge voltage retention portion,

wherein the transfer transistor and the voltage conversion transistor are formed on a surface of the second semiconductor substrate, opposite a light incident side of the first semiconductor substrate and

wherein the through electrode does not penetrate through the first semiconductor substrate.

2 . The solid-state imaging apparatus according to claim 1 , further comprising a photomask arranged between the first semiconductor substrate and the second semiconductor substrate, wherein the photomask is formed by a portion of a metal wiring provided within a wiring layer.

3 . The solid-state imaging apparatus according to claim 1 , wherein a cross-sectional diameter of the through electrode penetrating both the first semiconductor substrate and the second semiconductor substrate is less than or equal to the cross-sectional diameter of the through electrode penetrating only the second semiconductor substrate.

4 . The solid-state imaging apparatus according to claim 1 , wherein the charge voltage retention portion of the second semiconductor substrate includes a capacitor.

5 . The solid-state imaging apparatus according to claim 1 , wherein the first semiconductor substrate and the second semiconductor substrate are electrically coupled only via a plurality of the through electrodes provided within a pixel region of the solid-state imaging apparatus.

6 . The solid-state imaging apparatus according to claim 1 , wherein the transfer transistor and the voltage conversion transistor are provided between the wiring layer formation surface of the first semiconductor substrate and the wiring layer formation surface of the second semiconductor substrate.

7 . The solid-state imaging apparatus according to claim 1 , further comprising a light blocking film positioned below the photoelectric conversion portion and above the through electrode throughout a length of the through electrode in a cross-sectional view.

8 . The solid-state imaging apparatus according to claim 7 , wherein the light blocking film includes tungsten.

9 . A manufacturing method for a solid-state imaging apparatus, the method comprising:

forming a photoelectric conversion portion, a transfer transistor, and a voltage conversion transistor in a first semiconductor substrate,

wherein the photoelectric conversion portion photoelectrically converts incident light, wherein the transfer transistor transfers electric charges of the photoelectric conversion portion and

wherein the voltage conversion transistor converts the electric charges transferred by the transfer transistor into a corresponding voltage;

bonding a front surface side of the first semiconductor substrate which is a wiring layer formation surface of the first semiconductor substrate to a back surface side of a second semiconductor substrate which is an opposite side of a wiring layer formation surface of the second semiconductor substrate;

forming a charge voltage retention portion in the second semiconductor substrate after the bonding,

wherein the charge voltage retention portion retains the corresponding voltage converted by the voltage conversion transistor;

forming a through electrode that penetrates the second semiconductor substrate and transmits the corresponding voltage converted by the transfer transistor to the charge voltage retention portion;

forming the transfer transistor and the voltage conversion transistor on a surface of the second semiconductor substrate, opposite a light incident side of the first semiconductor substrate; and

not penetrating the first semiconductor substrate with the through electrode.

10 . The manufacturing method for a solid-state imaging apparatus according to claim 9 , wherein the method further comprises:

arranging a photomask between the first semiconductor substrate and the second semiconductor substrate; and

forming the photomask by a portion of a metal wiring provided within a wiring layer.

11 . The manufacturing method for a solid-state imaging apparatus according to claim 9 , wherein a cross-sectional diameter of the through electrode penetrating both the first semiconductor substrate and the second semiconductor substrate is less than or equal to the cross-sectional diameter of the through electrode penetrating only the second semiconductor substrate.

12 . The manufacturing method for a solid-state imaging apparatus according to claim 9 , wherein the charge voltage retention portion of the second semiconductor substrate includes a capacitor.

13 . The manufacturing method for a solid-state imaging apparatus according to claim 9 , wherein the method further comprises electrically coupling the first semiconductor substrate and the second semiconductor substrate only via a plurality of the through electrodes provided within a pixel region of the solid-state imaging apparatus.

14 . An electronic apparatus including a solid-state imaging apparatus, the electronic apparatus comprising:

an optical system;

a solid-state imaging apparatus that receives light from the optical system, the solid-state imaging apparatus comprising:

a first semiconductor substrate;

a second semiconductor substrate,

wherein a front surface side of the first semiconductor substrate forms a wiring layer formation surface of the first semiconductor substrate and joins to a back surface side of the second semiconductor substrate which is an opposite side of a wiring layer formation surface of the second semiconductor substrate,

wherein the first semiconductor substrate includes:

a photoelectric conversion portion that photoelectrically converts incident light;

a transfer transistor that transfers electric charges of the photoelectric conversion portion; and

a voltage conversion transistor that converts the electric charges transferred by the transfer transistor into a corresponding voltage, and

wherein the second semiconductor substrate includes a charge voltage retention portion that retains the corresponding voltage converted by the voltage conversion transistor; and

a through electrode that penetrates through the second semiconductor substrate and transmits the corresponding voltage converted by the transfer transistor to the charge voltage retention portion,

wherein the transfer transistor and the voltage conversion transistor are formed on a surface of the second semiconductor substrate, opposite a light incident side of the first semiconductor substrate and

wherein the through electrode does not penetrate through the first semiconductor substrate; and

a digital signal processor that processes signals received from the solid-state imaging apparatus.

15 . The electronic apparatus according to claim 14 , further comprising a photomask arranged between the first semiconductor substrate and the second semiconductor substrate, wherein the photomask is formed by a portion of a metal wiring provided within a wiring layer.

16 . The electronic apparatus according to claim 14 , wherein a cross-sectional diameter of the through electrode penetrating both the first semiconductor substrate and the second semiconductor substrate is less than or equal to the cross-sectional diameter of the through electrode penetrating only the second semiconductor substrate.

17 . The electronic apparatus according to claim 14 , wherein the charge voltage retention portion of the second semiconductor substrate includes a capacitor.

18 . The electronic apparatus according to claim 14 , wherein the first semiconductor substrate and the second semiconductor substrate are electrically coupled only via a plurality of the through electrodes provided within a pixel region of the solid-state imaging apparatus.

19 . The electronic apparatus according to claim 14 , further comprising a light blocking film positioned below the photoelectric conversion portion and above the through electrode throughout a length of the through electrode in a cross-sectional view.

20 . The electronic apparatus according to claim 19 , wherein the light blocking film includes tungsten.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2023
From: MIZUTA, KYOHEI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 065297/0659 →
Priority Claims (1)
JP 2018-016493 · Feb 1, 2018 · national
Continuity (2)
Continuation 16964674 · Jan 18, 2019
Related Publication 20240047499A1 · Feb 8, 2024
References Cited (48)
US 8773562B1 · Fan · 2014 [cited by applicant]
US 11942502B2 · Mizuta · 2024 [cited by examiner]
US 20050093036A1 · Han · 2005 [cited by applicant]
US 20110049336A1 · Matsunuma · 2011 [cited by applicant]
US 20120086845A1 · Enomoto et al. · 2012 [cited by applicant]
US 20130092820A1 · Takemoto · 2013 [cited by applicant]
US 20130112849A1 · Shimotsusa · 2013 [cited by applicant]
US 20140091414A1 · Shimotsusa · 2014 [cited by applicant]
US 20140176770A1 · Kondo · 2014 [cited by applicant]
US 20150054110A1 · Kashihara · 2015 [cited by applicant]
US 20150179691A1 · Yanagita et al. · 2015 [cited by applicant]
US 20150263053A1 · Yamazaki et al. · 2015 [cited by applicant]
US 20150325606A1 · Togashi et al. · 2015 [cited by applicant]
US 20150349129A1 · Ikeda · 2015 [cited by applicant]
US 20160284753A1 · Komai et al. · 2016 [cited by applicant]
US 20170033144A1 · Takahashi · 2017 [cited by applicant]
US 20170162625A1 · Takayanagi et al. · 2017 [cited by applicant]
US 20180076252A1 · Togashi et al. · 2018 [cited by applicant]
US 20180197919A1 · Lee et al. · 2018 [cited by applicant]
US 20180301509A1 · Ishii et al. · 2018 [cited by applicant]
US 20190043901A1 · Honda et al. · 2019 [cited by applicant]
US 20200105814A1 · Hashiguchi et al. · 2020 [cited by applicant]
US 20210057479A1 · Mizuta · 2021 [cited by applicant]
US 20210084249A1 · Nakazawa · 2021 [cited by examiner]
CN 102005460 · 2011 [cited by applicant]
CN 104733484 · 2015 [cited by applicant]
CN 105474394 · 2016 [cited by applicant]
CN 105593995 · 2016 [cited by applicant]
CN 107004689 · 2017 [cited by applicant]
JP 2010219339 · 2010 [cited by applicant]
JP 2011049445 · 2011 [cited by applicant]
JP 2012004443A · 2012 [cited by applicant]
JP 2013090127 · 2013 [cited by applicant]
JP 2014036306 · 2014 [cited by applicant]
JP 2014099582 · 2014 [cited by applicant]
JP 2015095468A · 2015 [cited by applicant]
JP 2016534557A · 2016 [cited by applicant]
JP 2017157816 · 2017 [cited by applicant]
KR 102015006527 · 2015 [cited by applicant]
WO WO2016136486 · 2016 [cited by applicant]
WO WO2017057277A1 · 2017 [cited by applicant]
International Search Report and Written Opinion for International (PCT) Patent Application No. PCT/JP2019/001380, dated Apr. 16, 2019, 6 pages. [cited by applicant]
Extended European Search Report for European Patent Application No. 19747037.0, dated Feb. 17, 2021, 8 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/964,674, dated Mar. 11, 2022, 12 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/964,674, dated Aug. 11, 2022, 9 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/964,674, dated Nov. 30, 2022, 8 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/964,674, dated Jun. 2, 2023, 8 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/964,674, dated Oct. 30, 2023, 8 pages. [cited by applicant]