IP Library Granted Patent US 12,620,798
Granted Patent B2
US 12,620,798 · App. 18/509,734 · Granted May 5, 2026

Solid state circuit interrupter

Inventors: Xin Zhou (Wexford, PA); Brian E. Carlson (Gibsonia, PA); Yanjun Feng (Los Angeles, CA); Jianyang Liu (Lake Forest, CA); Michael Slepian (Murrysville, PA); Andrew L. Gottschalk (Monaca, PA); Santhosh Kumar Chamarajanagar Govinda Nayaka (Moon Township, PA)
Assignee: EATON INTELLIGENT POWER LIMITED
H02H3/08G01R15/202G01R31/3277H02H1/0007H02H3/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,620,798
App. No.
18/509,734
Granted
May 5, 2026
Kind
B2
Abstract

A circuit interrupter including a current sensor having a normal sensor output and an over current detection output, a solid state switch module structured to have a closed state to allow current to flow through the circuit interrupter and an open state to interrupt current flowing through the circuit interrupter, a gate driver structured to control the solid state switch module including a desaturation function output, wherein the gate driver is structured to cause the solid state switch module to interrupt current flowing through the circuit interrupter when the DESAT function output changes to the on state, and an electronic trip circuit structured to output a trip signal to the gate driver when the normal sensor output reaches a first threshold level or the overcurrent detection output changes to the on state.

Claims (44)

1 . A circuit interrupter structured to be electrically connected between a power source and a load, the circuit interrupter comprising:

a frame including a number of compartments;

a number of solid state switch assemblies, each solid state switch assembly disposed in a corresponding one of the number of compartments and including:

an input terminal;

a first conductor;

an output terminal;

a second conductor; and

a solid state switch module electrically connected to the input terminal with the first conductor and electrically connected to the output terminal with the second conductor and including at least one solid state switch and a sensor;

a tripping device structured to trip the circuit interrupter to interrupt current flowing to the load in an event of a fault; and

a gate driver circuit including a desaturation function (DESAT) function output and structured to control a state of the solid state switch module based on a trip signal from the tripping device and a change of the DESAT function output to an on state, wherein the DESAT function output changes to the on state when the current flowing through the solid state switch module reaches a first threshold level,

wherein the sensor comprises a current sensor structured to sense current flowing through the circuit interrupter, the current sensor having a normal sensor output proportional to the current flowing through the circuit interrupter and an over current detection (OCD) output that changes to an on state when the current flowing through the circuit interrupter reaches a second threshold level.

2 . The circuit interrupter of claim 1 , wherein the tripping device includes an analog trip circuit structured to receive the OCD output and to output the trip signal to the gate driver circuit when the OCD output changes to the on state, the trip signal causing the gate driver circuit to control the solid state switch module to interrupt the current flowing through the circuit interrupter.

3 . The circuit interrupter of claim 2 , wherein the analog trip circuit is further structured to receive the normal sensor output and output the trip signal when the normal sensor output reaches a third threshold level, the trip signal causing the gate driver circuit to control the solid state switch module to interrupt the current flowing through the circuit interrupter.

4 . The circuit interrupter of claim 2 , wherein the tripping device also includes an electronic trip unit structured to output the trip signal to the gate driver circuit to cause the gate driver circuit to control the solid state switch module to open when the electronic trip unit detects a fault condition based on the normal sensor output.

5 . The circuit interrupter of claim 4 , further comprising:

separable contacts electrically coupled to the power source and the solid state switch module; and

an operating mechanism structured to open and close the separable contacts, wherein the electronic trip unit is further structured to control the operating mechanism to open or close the separable contacts.

6 . The circuit interrupter of claim 5 , wherein the separable contacts are structured to provide galvanic isolation between the power source and the load.

7 . The circuit interrupter of claim 6 , wherein the electronic trip unit is further structured to control the operating mechanism to open the separable contacts only after the solid state switch module has changed to an open state.

8 . The circuit interrupter of claim 7 , wherein the electronic trip unit is further structured to cause the gate driver circuit to change the solid state switch module to a closed state only after the separable contacts are closed.

9 . The circuit interrupter of claim 8 , wherein the electronic trip unit is further structured to receive an output of the gate driver circuit, the output indicative of the state of the solid state switch module.

10 . The circuit interrupter of claim 5 , further comprising a first position sensor structured to sense if the separable contacts are in an open position or a closed position, wherein the electronic trip unit is further structured to receive an output of the first position sensor and determine position of the separable contacts based on the output of the first position sensor.

11 . The circuit interrupter of claim 5 , further comprising an open switch and a second position sensor structured to sense actuation of the open switch, and wherein the electronic trip unit is further structured to control the solid state switch module to change from a closed state to an open state and subsequently control the operating mechanism to open the separable contacts in response to actuation of the open switch by the user based on output of the second position sensor.

12 . The circuit interrupter of claim 5 , further comprising a close switch and a third position sensor structured to sense actuation of the close switch, wherein the electronic trip unit is further structured to control the operating mechanism to close the separable contacts and subsequently control the solid state switch module to change to the closed state in response to actuation of the close switch by the user based on output of the third position sensor.

13 . The circuit interrupter of claim 1 , wherein each solid state switch assembly corresponds to a pole of the circuit interrupter.

14 . The circuit interrupter of claim 1 , wherein the sensor is structured to monitor a characteristic of the at least one solid state switch during operation, the characteristic comprising a junction temperature, a forward volt drop, a body diode forward volt drop, a gate threshold voltage or a gate leakage current of the at least one solid state switch.

15 . The circuit interrupter of claim 14 , further comprising an indication mechanism structured to indicate that the monitored characteristic has met a predetermined threshold, the indication mechanism including at least one of a display, an LED indicator, or a communication mechanism structured to communicate with an external device.

16 . A circuit interrupter structured to be electrically connected between a power source and a load, the circuit interrupter comprising:

a frame including a number of compartments;

a number of solid state switch assemblies, each solid state switch assembly disposed in a corresponding one of the number of compartments and including:

an input terminal;

a first conductor;

an output terminal;

a second conductor; and

a solid state switch module electrically connected to the input terminal with the first conductor and electrically connected to the output terminal with the second conductor and including at least one solid state switch and a sensor; and

a power supply structured to receive power from the power source and convert the power from the power source to power usable by components of the circuit interrupter,

wherein the sensor comprises a current sensor structured to sense current flowing through the circuit interrupter, the current sensor having a normal sensor output proportional to the current flowing through the circuit interrupter and an over current detection (OCD) output that changes to an on state when the current flowing through the circuit interrupter reaches a second threshold level.

17 . The circuit interrupter of claim 16 , wherein the power supply is structured to use line-line voltage from the power source to generate direct current power for use by the components of the circuit interrupter.

18 . The circuit interrupter of claim 17 , further comprising:

a tripping device structured to trip the circuit interrupter to interrupt current flowing to the load in an event of a fault; and

a gate driver circuit including a desaturation function (DESAT) function output and structured to control a state of the solid state switch module based on a trip signal from the tripping device and a change of the DESAT function output to an on state, wherein the DESAT function output changes to the on state when the current flowing through the solid state switch module reaches a first threshold level.

19 . The circuit interrupter of claim 16 , wherein the power supply includes a three-phase line input that receives power from multiple line phases.

20 . The circuit interrupter of claim 16 , further comprising a tripping device structured to trip the circuit interrupter to interrupt current flowing to the load in an event of a fault,

wherein the tripping device includes an analog trip circuit structured to receive the OCD output and to output the trip signal to a gate driver circuit when the OCD output changes to the on state, the trip signal causing the gate driver circuit to control the solid state switch module to interrupt the current flowing through the circuit interrupter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2023
From: ZHOU, XIN; CARLSON, BRIAN E.; FENG, YANJUN; LIU, JIANYANG; SLEPIAN, MICHAEL; GOTTSCHALK, ANDREW L.; CHAMARAJANAGAR GOVINDA NAYAKA, SANTHOSH KUMAR
To: EATON INTELLIGENT POWER LIMITED
Reel/Frame 065572/0275 →
Continuity (3)
Continuation 17732780 · Apr 29, 2022
Continuation 16775985 · Jan 29, 2020
Related Publication 20240088642A1 · Mar 14, 2024
References Cited (56)
US 5646833A · Gaudreau et al. · 1997 [cited by applicant]
US 8051896B2 · Wayman · 2011 [cited by applicant]
US 8072723B2 · Premerlani et al. · 2011 [cited by applicant]
US 9653984B2 · Patel · 2017 [cited by examiner]
US 10014679B2 · Zhou et al. · 2018 [cited by applicant]
US 10153119B2 · Kozar et al. · 2018 [cited by applicant]
US 10332716B2 · Hosko et al. · 2019 [cited by applicant]
US 10629391B2 · Zhou et al. · 2020 [cited by applicant]
US 20040034508A1 · Cheng · 2004 [cited by examiner]
US 20050185353A1 · Rasmussen et al. · 2005 [cited by applicant]
US 20080123239A1 · Wilson · 2008 [cited by applicant]
US 20080237007A1 · Whitaker et al. · 2008 [cited by applicant]
US 20090040666A1 · Elms et al. · 2009 [cited by applicant]
US 20110068818A1 · Fukami · 2011 [cited by applicant]
US 20110141644A1 · Hastings et al. · 2011 [cited by applicant]
US 20120020486A1 · Fried et al. · 2012 [cited by applicant]
US 20140015005A1 · Ishll · 2014 [cited by applicant]
US 20150002975A1 · Rozman et al. · 2015 [cited by applicant]
US 20150015999A1 · Relyea et al. · 2015 [cited by applicant]
US 20150109078A1 · Zheng et al. · 2015 [cited by applicant]
US 20160020393A1 · Park et al. · 2016 [cited by applicant]
US 20160163689A1 · Laven et al. · 2016 [cited by applicant]
US 20160172855A1 · Cardillo · 2016 [cited by applicant]
US 20160372954A1 · Kageyama et al. · 2016 [cited by applicant]
US 20170077862A1 · Hailing et al. · 2017 [cited by applicant]
US 20170256934A1 · Kennedy et al. · 2017 [cited by applicant]
US 20170279268A1 · Guillot et al. · 2017 [cited by applicant]
US 20180004237A1 · Morimoto et al. · 2018 [cited by applicant]
US 20180183228A1 · Huber · 2018 [cited by applicant]
US 20190067932A1 · Li et al. · 2019 [cited by applicant]
US 20190097409A1 · Chen et al. · 2019 [cited by applicant]
US 20190198267A1 · Zhou et al. · 2019 [cited by applicant]
US 20190199085A1 · Li et al. · 2019 [cited by applicant]
US 20190305541A1 · Okerman et al. · 2019 [cited by applicant]
US 20200106260A1 · Telefus · 2020 [cited by applicant]
US 20210074490A1 · Askan et al. · 2021 [cited by applicant]
US 20210126447A1 · Miller et al. · 2021 [cited by applicant]
US 20210173364A1 · Telefus et al. · 2021 [cited by applicant]
US 20210175704A1 · Askan · 2021 [cited by applicant]
US 20210351770A1 · Li et al. · 2021 [cited by applicant]
US 20220271745A1 · Culpin · 2022 [cited by applicant]
CN 202310434U · 2012 [cited by applicant]
CN 108885951A · 2018 [cited by applicant]
CN 109714033A · 2019 [cited by applicant]
CN 109600975A · 2019 [cited by applicant]
JP 62214652A · 1987 [cited by applicant]
JP 07041946U · 1995 [cited by applicant]
JP 2016092941A · 2016 [cited by applicant]
KR 20070021404A · 2007 [cited by applicant]
WO 2019043591A1 · 2019 [cited by applicant]
WO 2019043594A1 · 2019 [cited by applicant]
Japanese Patent Office “Notice of Reasons for Refusal”, for corresponding JP Patent Application No. 2022-545929, dated Jan. 17, 2025, with English language translation, 8 pp. [cited by applicant]
European Patent Office “International Search Report and Written Opinion”, from corresponding International Application No. PCT/EP21/025033, May 7, 2021, 19 pp. [cited by applicant]
European Patent Office “International Search Report and Written Opinion”, from corresponding International Application No. PCT/EP21/025034, dated Jul. 28, 2022, 9 pp. [cited by applicant]
Chinese Patent Office “the First Office Action (OA1) and Search Report” issued for corresponding CN Patent Application No. 202180013635.3, dated Sep. 15, 2025, with English language translation, 27 pp. [cited by applicant]
Korean Patent Office “Notice of Preliminary Rejection” for corresponding KR Patent Application No. 2022-7029317, dated Sep. 17, 2025, with English language translation, 11 pp. [cited by applicant]