IP Library Granted Patent US 12,335,031
Granted Patent B2
US 12,335,031 · App. 18/511,837 · Granted Jun 17, 2025

Shared communication channel that interleaves 1 PPS signals and messaging

Inventor: Robert P. Coulter (Manchester, NH)
Assignee: Skyworks Solutions, Inc.
H04J3/0667H04J3/0632H04J3/0673H04J3/0688H04J3/0697
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,335,031
App. No.
18/511,837
Granted
Jun 17, 2025
Kind
B2
Abstract

A shared bus time interleaves 1 PPS signal and control and coordination information between a primary timing source and line cards that need to be synchronized using the 1 PPS signals. The shared bus utilizes 1 second frames divided into time slots. The 1 PPS signals are interleaved at predetermined locations in the frame so the delays introduced by interleaving the 1 PPS data in time can be precisely removed. While the bus is not being used for 1 PPS signals, the bus is available to send control and coordination information between the line cards and the primary timing source, avoiding the use of another system and increasing utilization of an available communication path.

Claims (33)

1. An information transmission apparatus comprising:

a first line card;

a second line card;

a third line card; and

a bus connected to a first bidirectional buffer of the first line card, a second bidirectional buffer of the second line card, and a third bidirectional buffer of the third line card, the first bidirectional buffer, the second bidirectional buffer, and the third bidirectional buffer each configured to limit asymmetry in communication over the bus the third line card configured to send a first pulse per time interval signal over the bus to the first line card during a first time slot of a plurality of time slots that form a frame on the bus and to send a second pulse per time interval signal over the bus to the second line card during a second time slot of the plurality of time slots, the first pulse per time interval signal being a timing signal that is interleaved with control data, the first line card configured to send first information to the third line card over the bus during a third time slot of the plurality of time slots, the second line card configured to send second information to the third line card over the bus during a fourth time slot of the plurality of time slots, the third time slot assigned to a first location in the frame based on a first line card identification associated with the first line card and the fourth time slot assigned to a second location in the frame based on a second line card identification associated with the second line card.

2. The information transmission apparatus of claim 1 wherein the first pulse per time interval signal is a one pulse per second signal.

3. The information transmission apparatus of claim 1 wherein the first pulse per time interval signal is received from a satellite system.

4. The information transmission apparatus of claim 1 wherein the first line card is configured to send first time stamp information to the third line card over the bus during the third time slot, the first time stamp information indicative of a first time that a first timing message from the third line card is received.

5. The information transmission apparatus of claim 4 wherein the second line card is configured to send second time stamp information to the third line card over the bus during the fourth time slot, the second time stamp information indicative of a second time that a second timing message from the third line card is received by the second line card.

6. The information transmission apparatus of claim 1 wherein the third line card is configured as a timing source.

7. The information transmission apparatus of claim 1 wherein the bus is a bidirectional bus.

8. The information transmission apparatus of claim 1 wherein the third line card supplies a clock signal to the first line card and the second line card over a clock signal line, the clock signal synchronized with the first pulse per time interval signal.

9. The information transmission apparatus of claim 1 wherein the third line card is configured to send the first pulse per time interval signal at a first particular location with respect to a beginning of the first time slot and to send the second pulse per time interval signal at a second particular location with respect to the beginning of the second time slot.

10. A distributed system comprising:

a first line card;

a second line card;

a third line card; and

a bus connected to a first bidirectional buffer of the first line card, a second bidirectional buffer of the second line card, and a third bidirectional buffer of the third line card, the first bidirectional buffer, the second bidirectional buffer, and the third bidirectional buffer each configured to limit asymmetry in communication over the bus, the third line card configured to send a first pulse per time interval signal over the bus to the first line card during a first time slot of a plurality of time slots that form a frame on the bus and to send a second pulse per time interval signal over the bus to the second line card during a second time slot of the plurality of time slots, the first pulse per time interval signal being a timing signal that is interleaved with control data the first line card configured to send first information to the third line card over the bus during a third time slot of the plurality of time slots, the second line card configured to send second information to the third line card over the bus during a fourth time slot of the plurality of time slots, the third line card configured to send the first pulse per time interval signal at a first location with respect to a beginning of the first time slot and to send the second pulse per time period signal at a second location with respect to a beginning of the second time slot.

11. The distributed system of claim 10 wherein the first line card is configured to send first time stamp information to the third line card over the bus during the third time slot, the first time stamp information indicative of a first time that a first timing message from the third line card is received.

12. The distributed system of claim 10 wherein the second line card is configured to send second time stamp information to the third line card over the bus during the fourth time slot, the second time stamp information indicative of a second time that a second timing message from the third line card is received by the second line card.

13. The distributed system of claim 10 wherein the third line card receives the first pulse per time interval signal from a satellite system.

14. The distributed system of claim 10 wherein the third time slot is assigned to a location in the frame based on a first line card identification associated with the first line card and the fourth time slot is assigned to another location in the frame based on a second line card identification associated with the second line card.

15. The distributed system of claim 10 wherein the third line card supplies a clock signal to the first line card and the second line card over a clock signal line, the clock signal synchronized with the first pulse per time interval signal.

16. The distributed system of claim 10 wherein the bus is a bidirectional time information bus.

17. A method for transmitting information over a bidirectional bus comprising:

dividing a time interval into a plurality of time slots;

sending a first pulse per time interval signal over the bidirectional bus from a third line card to a first bidirectional buffer of a first line card during a first time slot of the plurality of time slots, the first pulse per time interval signal being a timing signal that is interleaved with control data;

sending first information from the first line card over the bidirectional bus to a third bidirectional buffer of the third line card during a second time slot of the plurality of time slots, the second time slot assigned to a location in the time interval based on a first line card identification associated with the first line card;

sending a second one pulse per time interval signal over the bidirectional bus from the third line card to a second bidirectional buffer of a second line card during a third time slot of the plurality of time slots; and

sending second information from the second line card to the third bidirectional buffer of the third line card over the bidirectional bus during a fourth time slot of the plurality of time slots, the first bidirectional buffer, the second bidirectional buffer, and the third bidirectional buffer each configured to limit asymmetry in communication over the bidirectional bus.

18. The method of claim 17 wherein the first time slot and the second time slot are even time slots and the third time slot and the fourth time slot are odd time slots or the first time slot and the second time slot are odd time slots and the third time slot and the fourth time slot are even time slots.

19. The method of claim 17 wherein at least one of the plurality of time slots is encoded with time slot identifying information.

20. The method of claim 17 wherein the first pulse per time interval signal is a one pulse per second signal.

Continuity (4)
Continuation 17708190 · Mar 30, 2022
Continuation 16235232 · Dec 28, 2018
Provisional Application 62683464 · Jun 11, 2018
Related Publication 20240163002A1 · May 16, 2024
References Cited (109)
US 5140611A · Jones · 1992 [cited by applicant]
US 5509038A · Wicki · 1996 [cited by applicant]
US 5644604A · Larson · 1997 [cited by applicant]
US 5839858A · Paya et al. · 1998 [cited by applicant]
US 5885647A · Larm et al. · 1999 [cited by applicant]
US 5964880A · Liu · 1999 [cited by applicant]
US 6549046B1 · Klecka, III · 2003 [cited by examiner]
US 6760586B1 · Lee · 2004 [cited by applicant]
US 6839858B1 · James · 2005 [cited by examiner]
US 6885647B1 · Chung · 2005 [cited by examiner]
US 7002996B1 · Dougherty et al. · 2006 [cited by applicant]
US 7079589B1 · Maksimovic · 2006 [cited by applicant]
US 7116743B1 · Wang · 2006 [cited by applicant]
US 7203227B1 · Currivan · 2007 [cited by applicant]
US 7417510B2 · Huang · 2008 [cited by applicant]
US 7451337B1 · Hewitt · 2008 [cited by applicant]
US 7451339B2 · Smith, Sr. · 2008 [cited by applicant]
US 7535893B1 · Beladakere · 2009 [cited by examiner]
US 7860205B1 · Aweya et al. · 2010 [cited by applicant]
US 7903681B2 · Roberts et al. · 2011 [cited by applicant]
US 8355476B2 · Lee · 2013 [cited by applicant]
US 8942561B2 · Boyd et al. · 2015 [cited by applicant]
US 9246615B2 · Ellegard et al. · 2016 [cited by applicant]
US 9369270B1 · Spijker · 2016 [cited by applicant]
US 9426762B2 · Ehlers et al. · 2016 [cited by applicant]
US 9479182B1 · Baidas · 2016 [cited by applicant]
US 9594396B2 · Turner et al. · 2017 [cited by applicant]
US 9628255B1 · Baidas · 2017 [cited by applicant]
US 9665121B2 · Aweya · 2017 [cited by applicant]
US 9673970B1 · Aweya et al. · 2017 [cited by applicant]
US 9860004B2 · Joergensen · 2018 [cited by applicant]
US 9960873B2 · Yang · 2018 [cited by applicant]
US 10007639B2 · Mitric · 2018 [cited by applicant]
US 10075284B1 · Rodrigues · 2018 [cited by examiner]
US 10084559B1 · Devineni · 2018 [cited by examiner]
US 10158444B1 · Darras · 2018 [cited by applicant]
US 10511312B1 · Pastrello et al. · 2019 [cited by applicant]
US 10536258B2 · Choo et al. · 2020 [cited by applicant]
US 10594423B1 · Anand et al. · 2020 [cited by applicant]
US 10715307B1 · Jin · 2020 [cited by applicant]
US 10727845B1 · Balakrishnan · 2020 [cited by applicant]
US 10797686B1 · Terstrup et al. · 2020 [cited by applicant]
US 10917097B1 · Meyer et al. · 2021 [cited by applicant]
US 10915216B2 · Bamette · 2021 [cited by applicant]
US 11061432B2 · Sarda · 2021 [cited by applicant]
US 11088816B1 · Sarda · 2021 [cited by applicant]
US 11088819B1 · Sarda · 2021 [cited by applicant]
US 11290250B2 · Sarda · 2022 [cited by applicant]
US 11296806B2 · Coulter · 2022 [cited by applicant]
US 11496234B2 · Seethamraju · 2022 [cited by applicant]
US 11863299B2 · Coulter · 2024 [cited by applicant]
US 20060020733A1 · Sarda · 2006 [cited by applicant]
US 20060280182A1 · Williams · 2006 [cited by applicant]
US 20070046516A1 · Dombusch · 2007 [cited by applicant]
US 20070194979A1 · Hiraoka · 2007 [cited by examiner]
US 20080080563A1 · Kataria · 2008 [cited by applicant]
US 20080240169A1 · Cui · 2008 [cited by examiner]
US 20090024865A1 · Fugaro · 2009 [cited by applicant]
US 20090168808A1 · Cho et al. · 2009 [cited by applicant]
US 20090251226A1 · Kathuria et al. · 2009 [cited by applicant]
US 20100118894A1 · Aweya et al. · 2010 [cited by applicant]
US 20110296226A1 · Sorbara · 2011 [cited by examiner]
US 20120300795A1 · Joergensen · 2012 [cited by applicant]
US 20120319734A1 · Nagaraj · 2012 [cited by applicant]
US 20130121347A1 · Saito · 2013 [cited by examiner]
US 20140068315A1 · Aweya et al. · 2014 [cited by applicant]
US 20140320181A1 · Mitric · 2014 [cited by applicant]
US 20150092797A1 · Aweya · 2015 [cited by applicant]
US 20150185759A1 · Hinderer et al. · 2015 [cited by applicant]
US 20150200770A1 · Rahbar et al. · 2015 [cited by applicant]
US 20150207620A1 · Colby · 2015 [cited by applicant]
US 20150222276A1 · Milijevic · 2015 [cited by applicant]
US 20150326275A1 · Picard · 2015 [cited by applicant]
US 20160170439A1 · Aweya · 2016 [cited by applicant]
US 20160182217A1 · Hashizume · 2016 [cited by applicant]
US 20170135053A1 · Shenoi · 2017 [cited by examiner]
US 20170288801A1 · Aweya · 2017 [cited by applicant]
US 20170373824A1 · Mitchler · 2017 [cited by applicant]
US 20190020333A1 · Koch et al. · 2019 [cited by applicant]
US 20190036804A1 · Mihelic et al. · 2019 [cited by applicant]
US 20190379474A1 · Coulter · 2019 [cited by applicant]
US 20190379475A1 · Seethamraju · 2019 [cited by applicant]
US 20200021379A1 · Aweya · 2020 [cited by applicant]
US 20200028666A1 · Goldin et al. · 2020 [cited by applicant]
US 20200050575A1 · Mishra · 2020 [cited by applicant]
US 20200127752A1 · Tai et al. · 2020 [cited by applicant]
US 20200285265A1 · Ranathan et al. · 2020 [cited by applicant]
US 20210157355A1 · Sarda et al. · 2021 [cited by applicant]
US 20210297083A1 · Nishikawa · 2021 [cited by applicant]
US 20210328758A1 · Sarda · 2021 [cited by applicant]
US 20220224432A1 · Coulter · 2022 [cited by applicant]
CN 102291233 · 2011 [cited by applicant]
CN 103684727 · 2014 [cited by applicant]
CN 104378193 · 2015 [cited by applicant]
CN 107294634 · 2017 [cited by applicant]
WO WO2015003364 · 2015 [cited by applicant]
Broadcom Corp., “Ethernet Time Synchronization Providing Native Timing Within the Network,” White Paper, Oct. 2008, 36 pages. [cited by applicant]
Edison, J, “IEEE-1588 Standard for a Precision Clock Synchroniztion Protocol for Networked Measurement and Control Systems,” Agilent Technologies, 2005, 94 pages. [cited by applicant]
Gallant, D., “Practical Implementation of a IEEE 1588 Based Synchronization Distribution System,” Silicon Laboratories, WSTS Jun. 19, 2018, 15 pages. [cited by applicant]
International Telecommunication Union, G.8273/Y.1368 (2018)—Amendment 1, Framework of phase and time clocks, ITU-T, Mar. 2020, 38 pages. [cited by applicant]
NXP Semiconductors, AN-12149, “Implementing an IEEE 1588 V2 on iMX RT Using PTPd, FreeRTOS, and IwIP TCP/IP stac”, Sep. 2018, 28 pages. [cited by applicant]
Renesas, “Synchronization Management Unit,” 8A34002 Datasheet, Renesas Electronics Corporation, Sep. 8, 2020, 107 pages. [cited by applicant]
Renesas, 82P33831, Synchronization Management Unit for IEEE 1588 and 10G/40G/100G Synchronous Ethernet, Jul. 10, 2018, 75 pages. [cited by applicant]
Renesas, AN-1033, “Delay Variation Measurement and Compensation,” Application Note, Feb. 8, 2019, 13 pages. [cited by applicant]
Renesas, AN-950, “82P338XX/9XX Usage of a SYNC Input for Clock Alignment,” Application Note, Nov. 10, 2016, 13 pages. [cited by applicant]
Silicon Labs, “UG103.05: IoT Endpoint Security Fundamentals,” silabscom, Rev. 1.2, downloaded Oct. 22, 2020, 12 pages. [cited by applicant]
Stanton, K. “802.1AS Tutorial,” Intel Corporation, Nov. 13, 2008, 42 pages. [cited by applicant]
U.S. Appl. No. 17/134,818, filed Dec. 28, 2020, entitled FSYNC Mismatch Tracking, by Vivek Sarda. [cited by applicant]
U.S. Appl. No. 17/375,634, filed Jul. 14, 2021, entitled “Data Protocol Over Clock Line,” by Vivek Sarda. [cited by applicant]