IP Library Granted Patent US 12,347,365
Granted Patent B2
US 12,347,365 · App. 18/518,657 · Granted Jul 1, 2025

Pixel circuit, display device using the same and manufacturing method thereof

Inventors: Younghyun Kim (Seoul, KR); Taehyeon Noh (Yongin-si, KR); Seoungmin Park (Busan, KR); Taewon Jin (Uijeongbu-si, KR)
Assignee: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY ERICA CAMPUS
G09G3/32H10H29/142G09G2300/0426G09G2300/0465G09G2300/0842G09G2320/0233G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,347,365
App. No.
18/518,657
Granted
Jul 1, 2025
Kind
B2
Abstract

The present invention relates to a pixel circuit, a display device using the same, and a method of manufacturing the same. A pixel circuit according to the present technology is a pixel circuit including a light-emitting diode and can include a light-emitting diode, the pixel circuit including a switching transistor connected to a node at which a scan line and a signal line intersect each other, a driving transistor which receives a data voltage in the signal line through the switching transistor and converts the data voltage to a current to be supplied to the light-emitting diode, and a storage capacitor which maintains a voltage applied by the switching transistor, wherein at least one of the driving transistor and the storage capacitor includes a layer formed of a ferroelectric. The present technology can provide a pixel circuit using a programmable driving TFT or programmable storage capacitor using a ferroelectric instead of a compensation circuit for compensating a critical voltage of the conventional current drive-based display circuit.

Claims (33)

1. A pixel circuit including a light-emitting diode, comprising:

a switching transistor connected to a node at which a scan line and a signal line intersect each other;

a driving transistor which receives a data voltage in the signal line through the switching transistor and converts the data voltage to a current to be supplied to the light-emitting diode, wherein the driving transistor includes a driving transistor insulating layer comprising a first ferroelectric layer formed as a first programmable polycrystalline; and

a storage capacitor which maintains a voltage applied by the switching transistor, wherein the storage capacitor includes a storage capacitor insulating layer comprising a second ferroelectric layer formed as a second programmable polycrystalline.

2. The pixel circuit of claim 1 , wherein at least one of the first ferroelectric layer or the second ferroelectric layer includes hafnium-zirconium oxide.

3. The pixel circuit of claim 1 , wherein the driving transistor includes a single gate transistor and the driving transistor insulating layer is between a gate electrode and a channel layer of the driving transistor.

4. The pixel circuit of claim 1 , wherein the driving transistor includes a double gate transistor.

5. The pixel circuit of claim 1 , wherein:

a source of the switching transistor is connected to the signal line;

a gate of the switching transistor is connected to the scan line; and

a drain of the switching transistor and a first end of the storage capacitor are connected to a gate of the driving transistor.

6. The pixel circuit of claim 5 , wherein a second end of the storage capacitor is connected to a ground source.

7. A display device comprising a pixel circuit including a light-emitting diode, wherein:

the pixel circuit includes a switching transistor connected to a node at which a scan line and a signal line intersect each other;

a driving transistor which receives a data voltage in the signal line through the switching transistor and converts the data voltage to a current to be supplied to the light-emitting diode, wherein the driving transistor includes a driving transistor insulating layer comprising a first ferroelectric layer formed as a first programmable polycrystalline; and

a storage capacitor which maintains a voltage applied by the switching transistor, wherein the storage capacitor includes a storage capacitor insulating layer comprising a second ferroelectric layer formed as a second programmable polycrystalline.

8. The display device of claim 7 , wherein at least one of the first ferroelectric layer or the second ferroelectric layer includes hafnium-zirconium oxide.

9. The display device of claim 7 , wherein the driving transistor includes a single gate transistor and the driving transistor insulating layer is between a gate electrode and a channel layer of the driving transistor.

10. The display device of claim 7 , wherein the driving transistor includes a double gate transistor.

11. The display device of claim 7 , wherein:

a source of the switching transistor is connected to the signal line;

a gate of the switching transistor is connected to the scan line; and

a drain of the switching transistor and a first end of the storage capacitor are connected to a gate of the driving transistor.

12. The display device of claim 11 , wherein the other a second end of the storage capacitor is connected to a ground source.

13. A method of manufacturing a display device, comprising:

preparing a substrate;

forming a first thin film transistor (TFT), a second TFT, and a storage electrode on the substrate, wherein the second TFT includes a TFT insulating layer comprising a first ferroelectric layer formed as a first programmable polycrystalline;

forming a metal bus on the second TFT and the storage electrode, and dividing the metal bus to form a first metal bus and a second metal bus;

forming a second ferroelectric layer on the second metal bus to form a storage capacitor in which the storage electrode serves as one electrode and the second ferroelectric layer serves as a dielectric material layer, wherein the second ferroelectric layer is formed as a second programmable polycrystalline; and

forming a light-emitting element including a light-emitting layer on the first metal bus.

14. The method of claim 13 , wherein the second ferroelectric layer is disposed above the first TFT and the second TFT.

15. The method of claim 13 , wherein the second TFT includes a single gate transistor as a driving transistor.

16. The method of claim 13 , wherein the second TFT includes a double gate transistor as a driving transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2023
From: KIM, YOUNGHYUN; NOH, TAEHYEON; PARK, SEOUNGMIN; JIN, TAEWON
To: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY ERICA CAMPUS
Reel/Frame 065665/0301 →
Priority Claims (2)
KR 10-2022-0159364 · Nov 24, 2022 · national
KR 10-2023-0164361 · Nov 23, 2023 · national
Continuity (1)
Related Publication 20240177654A1 · May 30, 2024
References Cited (18)
US 6072454A · Nakai · 2000 [cited by examiner]
US 9207479B2 · Kim · 2015 [cited by examiner]
US 10366656B2 · Jeon et al. · 2019 [cited by applicant]
US 11308874B2 · Kim et al. · 2022 [cited by applicant]
US 20110012889A1 · Miyamoto · 2011 [cited by examiner]
US 20170337875A1 · Jeon · 2017 [cited by examiner]
US 20180277039A1 · Zhang · 2018 [cited by examiner]
US 20190392758A1 · Kim · 2019 [cited by examiner]
US 20200194557A1 · Zhu · 2020 [cited by examiner]
US 20220130330A1 · Zhu · 2022 [cited by examiner]
US 20230087472A1 · Xu · 2023 [cited by examiner]
US 20230099443A1 · Liu · 2023 [cited by examiner]
US 20240304159A1 · Liao · 2024 [cited by examiner]
JP 2002169181A · 2002 [cited by applicant]
KR 1020030062508A · 2003 [cited by applicant]
KR 1020130005024A · 2013 [cited by applicant]
KR 1020170132016A · 2017 [cited by applicant]
KR 1020200003430A · 2020 [cited by applicant]