IP Library › Granted Patent US 12,340,278
Granted Patent B2
US 12,340,278 · App. 18/520,751 · Granted Jun 24, 2025

Determining dynamic quantum error correction schemes

Inventors: Amir Naveh (Haifa, IL); Shmuel Ur (Shorashim, IL); Eyal Cornfeld (Ramat Gan, IL); Ofek Kirzner (Haifa, IL); Yehuda Naveh (Tel-Aviv Yafo, IL); Lior Gazit (Tel-Aviv, IL)
Assignee: Classiq Technologies LTD.
G06N10/70
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,340,278
App. No.
18/520,751
Granted
Jun 24, 2025
Kind
B2
Abstract

A method, apparatus and product comprising: obtaining a logical representation of a quantum circuit, wherein the logical representation comprises a plurality of logical qubits manipulated by a plurality of logical gates; and generating a physical representation of the quantum circuit, the physical representation is configured to allocate a set of physical qubits of a quantum computer to the plurality of logical qubits in order to implement error correction operations The generating includes selecting a first quantity of physical qubits from the set of physical qubits for a first separate section of the quantum circuit; selecting a second quantity of physical qubits from the set of physical qubits for a second separate section of the quantum circuit, and synthesizing the quantum circuit using the first and second quantities for the first and second separate sections.

Claims (30)

1. A method comprising:

obtaining a logical representation of a quantum circuit, wherein the logical representation comprises a plurality of logical qubits manipulated by a plurality of logical gates; and

generating a physical representation of the quantum circuit, the physical representation is configured to allocate a set of physical qubits of a quantum computer to the plurality of logical qubits in order to implement error correction operations, said generating comprises:

selecting a first quantity of physical qubits from the set of physical qubits for a first separate section of the quantum circuit, wherein said selecting is based on a utility per-qubit metric that is used to define a utility per-qubit score of the first separate section, wherein the utility per-qubit score of the first separate section indicates a utility of each qubit in the first separate section, wherein the utility per-qubit score of the first separate section is determined based on a ratio between a quality score of the first separate section when using the first quantity and between a cost function of the first separate section when using the first quantity, wherein the quality score is defined by a quality metric that is monotonically correlated to error rates of the first separate section;

selecting a second quantity of physical qubits from the set of physical qubits for a second separate section of the quantum circuit, the first and second quantities are different, the first and second separate sections are disjoint sections of the quantum circuit, wherein said selecting is based on a utility per-qubit score of the second separate section that indicates a utility of each qubit in the second separate section, wherein the utility per-qubit score of the second separate section is determined based on a ratio between a quality score of the second separate section when using the second quantity and between a cost function of the second separate section when using the second quantity, wherein the quality score is monotonically correlated to error rates of the second separate section; and

synthesizing the quantum circuit using the first and second quantities for the first and second separate sections, wherein a quantity of the set of physical qubits is greater than a quantity of the plurality of logical qubits.

2. The method of claim 1 , wherein said selecting comprises determining that the first and second quantities optimize values of the utility per-qubit metric for the first and second separate sections, respectively.

3. The method of claim 2 , wherein said optimizing comprises implementing a search algorithm on a plurality of alternative physical representations of the first separate section of the quantum circuit, wherein the first separate section of the quantum circuit is implementable using the plurality of alternative physical representations, wherein each of the plurality of alternative physical representations comprises a different selected quantity of physical qubits for the first separate section, wherein the search algorithm is configured to search for an optimal utility per-qubit score of the first separate section in a solution space that comprises the plurality of alternative physical representations.

4. The method of claim 3 , wherein the quality metric is monotonically correlated to error rates of the first separate section when implementing each alternative physical representation.

5. The method of claim 1 , wherein the cost function of the first separate section is determined based on the first quantity of physical qubits and a quantity of cycles used by the first separate section.

6. The method of claim 1 , wherein said selecting comprises determining that the first quantity of physical qubits optimizes the utility per-qubit score of the first separate section while complying with a constraint on the quality score.

7. The method of claim 1 , wherein said synthesizing the circuit according to the first and second quantities of physical qubits is estimated to provide an error rate of the quantum circuit, wherein said selecting is based on a marginal value of an error unit of the error rate.

8. An apparatus comprising a processor and coupled memory, said processor being adapted to:

obtain a logical representation of a quantum circuit, wherein the logical representation comprises a plurality of logical qubits manipulated by a plurality of logical gates; and

generate a physical representation of the quantum circuit, the physical representation is configured to allocate a set of physical qubits of a quantum computer to the plurality of logical qubits in order to implement error correction operations, said generate comprises:

selecting a first quantity of physical qubits from the set of physical qubits for a first separate section of the quantum circuit, wherein said selecting is based on a utility per-qubit metric that is used to define a utility per-qubit score of the first separate section, wherein the utility per-qubit score of the first separate section indicates a utility of each qubit in the first separate section, wherein the utility per-qubit score of the first separate section is determined based on a ratio between a quality score of the first separate section when using the first quantity and between a cost function of the first separate section when using the first quantity, wherein the quality score is defined by a quality metric that is monotonically correlated to error rates of the first separate section;

selecting a second quantity of physical qubits from the set of physical qubits for a second separate section of the quantum circuit, the first and second quantities are different, the first and second separate sections are disjoint sections of the quantum circuit, wherein said selecting is based on a utility per-qubit score of the second separate section that indicates a utility of each qubit in the second separate section, wherein the utility per-qubit score of the second separate section is determined based on a ratio between a quality score of the second separate section when using the second quantity and between a cost function of the second separate section when using the second quantity, wherein the quality score is monotonically correlated to error rates of the second separate section; and

synthesizing the quantum circuit using the first and second quantities for the first and second separate sections, wherein a quantity of the set of physical qubits is greater than a quantity of the plurality of logical qubits.

9. The apparatus of claim 8 , wherein said selecting comprises determining that the first and second quantities optimize values of the utility per-qubit metric for the first and second separate sections, respectively.

10. The apparatus of claim 9 , wherein said optimizing comprises implementing a search algorithm on a plurality of alternative physical representations of the first separate section of the quantum circuit, wherein the first separate section of the quantum circuit is implementable using the plurality of alternative physical representations, wherein each of the plurality of alternative physical representations comprises a different selected quantity of physical qubits for the first separate section, wherein the search algorithm is configured to search for an optimal utility per-qubit score of the first separate section in a solution space that comprises the plurality of alternative physical representations.

11. The apparatus of claim 10 , wherein the quality metric is monotonically correlated to error rates of the first separate section when implementing each alternative physical representation.

12. The apparatus of claim 8 , wherein the cost function of the first separate section is determined based on the first quantity of physical qubits and a quantity of cycles used by the first separate section.

13. The apparatus of claim 8 , wherein said selecting comprises determining that the first quantity of physical qubits optimizes the utility per-qubit score of the first separate section while complying with a constraint on the quality score.

14. The apparatus of claim 8 , wherein said synthesizing the circuit according to the first and second quantities of physical qubits is estimated to provide an error rate of the quantum circuit, wherein said selecting is based on a marginal value of an error unit of the error rate.

15. A computer program product comprising a non-transitory computer readable medium retaining program instructions, which program instructions, when read by a processor, cause the processor to:

obtain a logical representation of a quantum circuit, wherein the logical representation comprises a plurality of logical qubits manipulated by a plurality of logical gates; and

generate a physical representation of the quantum circuit, the physical representation is configured to allocate a set of physical qubits of a quantum computer to the plurality of logical qubits in order to implement error correction operations, said generate comprises:

selecting a first quantity of physical qubits from the set of physical qubits for a first separate section of the quantum circuit, wherein said selecting is based on a utility per-qubit metric that is used to define a utility per-qubit score of the first separate section, wherein the utility per-qubit score of the first separate section indicates a utility of each qubit in the first separate section, wherein the utility per-qubit score of the first separate section is determined based on a ratio between a quality score of the first separate section when using the first quantity and between a cost function of the first separate section when using the first quantity, wherein the quality score is defined by a quality metric that is monotonically correlated to error rates of the first separate section;

selecting a second quantity of physical qubits from the set of physical qubits for a second separate section of the quantum circuit, the first and second quantities are different, the first and second separate sections are disjoint sections of the quantum circuit, wherein said selecting is based on a utility per-qubit score of the second separate section that indicates a utility of each qubit in the second separate section, wherein the utility per-qubit score of the second separate section is determined based on a ratio between a quality score of the second separate section when using the second quantity and between a cost function of the second separate section when using the second quantity, wherein the quality score is monotonically correlated to error rates of the second separate section; and

synthesizing the quantum circuit using the first and second quantities for the first and second separate sections, wherein a quantity of the set of physical qubits is greater than a quantity of the plurality of logical qubits.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 28, 2023
From: NAVEH, AMIR; UR, SHMUEL; CORNFELD, EYAL; KIRZNER, OFEK; NAVEH, YEHUDA; GAZIT, LIOR
To: CLASSIQ TECHNOLOGIES LTD.
Reel/Frame 065679/0787 →
Continuity (2)
Continuation In Part 17723561 · Apr 19, 2022
Related Publication 20240289675A1 · Aug 29, 2024
References Cited (28)
US 8510618B1 · Pesetski · 2013 [cited by examiner]
US 11536897B1 · Thompson · 2022 [cited by examiner]
US 11537770B2 · Cao · 2022 [cited by examiner]
US 20200125985A1 · Narang · 2020 [cited by examiner]
US 20220156630A1 · Schuster · 2022 [cited by examiner]
US 20220164253A1 · On · 2022 [cited by examiner]
US 20220230087A1 · Castrillo · 2022 [cited by examiner]
Mohr et al. “Quantum Technology Monitor” Mckinsey & Company pp. 1-52 (Year: 2022). [cited by applicant]
Bioxo et al., Characterizing Quantum Supremacy in Near-Term Devices, arXiv:1608.00263v3 [quant-ph] Apr. 5, 2017, pp. 1-23. [cited by applicant]
Bioxo et al., Simulation of low-depth quantum circuits as complex undirected graphical models, arXiv:1712.05384v2 [quant-ph] Jan. 19, 2018, pp. 1-12. [cited by applicant]
Bridgeman et al., Hand-waving and Interpretive Dance: An Introductory Course on Tensor Networks, arXiv:1603.03039v4 [quant-ph] May 16, 2017, Version 4, pp. 1-62. [cited by applicant]
Chen, et al., 64-qubit quantum circuit simulation, arXiv:1802.06952v3 [quant-ph], Science Bulletin, 2018, 63 (15):964-971, Feb. 20, 2018, 21 Pgs. [cited by applicant]
Chen et al., Classical Simulation of Intermediate-Size Quantum Circuits, arXiv:1805.01450v2 [quant-ph] May 7, 2018, pp. 1-12. [cited by applicant]
Haner et al., 0.5 Petabyte Simulation of 45-Qubit Quantum Circuit, , arXiv:1704.01127 [quant-ph], Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. SC 2017. Ar… [cited by applicant]
Riling et al., Quantum Supremacy Circuit Simulation on Sunway TaihuLight, arXiv:1804.04797v3 [quant-ph] Aug. 13, 2018, pp. 1-11. [cited by applicant]
Markov et al., Quantum Supremacy Is Both Closer and Farther than It Appears, arXiv:1807.10749v3 [quant-ph], Quantum Physics (quant-ph); Distributed, Parallel, and Cluster Computing (cs.DC); Emerging Technologies (cs.ET)… [cited by applicant]
Pednault et al., Pareto-Efficient Quantum Circuit Simulation Using Tensor Contraction Deferral, arXiv:1710.05867v4 [quant-ph] Aug. 27, 2020, pp. 1-44. [cited by applicant]
Raedt et al., Massively parallel quantum computer simulator, eleven years later, arXiv:1805.04708v2 [quant-ph], Dec. 11, 2018, pp. 1-19, Computer Physics Communications. [cited by applicant]
Debjyoti Bhattacharjee, et al., Reversible Pebble Games For Reducing Qubits In Hierarchical Quantum Circuit Synthesis, 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), May 21-23, 2019, pp. 102-10… [cited by applicant]
IonQ and University of Maryland, IonQ and University of Maryland Researchers Demonstrate Fault-Tolerant Error Correction, Critical for Unlocking the Full Potential of Quantum Computers, https://ionq.com, Oct. 2021. [cited by applicant]
Matteo Biondi et al., Quantum computing use cases are getting real—what you need to know, McKinsey Digital, Dec. 14, 2021, pp. 1-10. [cited by applicant]
Shahak Lahav et al., Solving SAT problems with the Classiq platform on Amazon Braket, AWS Quantum Computing Blog, Jun. 3, 2022, pp. 1-7. [cited by applicant]
Austin G. Fowler, et al., Surface codes: Towards practical large-scale quantum computation, Phys. Rev. A 86, 032324 (2012), https://doi.org/10.48550/arXiv.1208.0928, Sep. 18, 2012, pp. 1-54, vol. 86, Issue 3, Americam P… [cited by applicant]
“Quantum Computing in the NISQ era and beyond” by John Preskill, Quantum (Year: 2018). [cited by applicant]
“Quantum Computing: Progress and Prospects (2019)” by the Nation Academies of Sciences, Engineering and Medicine. Chapter 7 p. 176 (Year: 2019). [cited by applicant]
“A Scalable Decoder Micro-architecture for Fault-Tolerant Quantum Computing” Das et al. quantum-ph (Year: 2020). [cited by applicant]
“Cellular automaton decoders for topological quantum codes with noisy measurements and beyond” Vasmer et al. Nature research (Year: 2021). [cited by applicant]
List of Patents or Patent Applications Treated as Related dated Nov. 27, 2023. [cited by applicant]