IP Library › Granted Patent US 12,690,168
Granted Patent B2
US 12,690,168 · App. 18/597,310 · Granted Jul 21, 2026

Memory sub-system enclosure

Inventors: Suresh Reddy Yarragunta (Bangalore, IN); Deepu Narasimiah Subhash (Yeshwanthpu, IN); Ravi Kumar Kollipara (Puppalaguda, IN)
Assignee: Micron Technology, Inc.
H05K7/20409
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,690,168
App. No.
18/597,310
Granted
Jul 21, 2026
Kind
B2
Abstract

Aspects of the present disclosure are directed to a memory sub-system with isothermal cooling of components. A PCB assembly may be secured between a heat spreader and a heat sink that are thermally coupled. The heat sink radiates heat absorbed from both sides of the PCB assembly. By connecting the heat spreader to the heat sink, heat is more effectively transferred from the side of the PCB assembly not directly connected to the heat sink. The PCB assembly may be secured between a top enclosure and a bottom enclosure. The top enclosure and the bottom enclosure may be thermally coupled using a vapor chamber. The vapor chamber pumps heat from a higher-temperature side of the PCB assembly to a lower-temperature side of the PCB assembly. By using the vapor chamber to thermally couple the top and bottom enclosures, creation of hot spots is avoided.

Claims (31)

1 . A memory sub-system enclosure, comprising:

a bottom heat spreader that allows distribution of heat among components on a bottom of a PCB enclosed in the memory sub-system enclosure; and

and a top portion that comprises a plurality of fins configured to radiate heat into an environment of the memory sub-system enclosure, the plurality of fins comprising a first fin with a first horizontal portion, a second fin without a horizontal portion, and a third fin without a horizonal portion;

wherein the first horizontal portion overhangs a space between the first fin and two fins adjacent and on opposite sides of the first fin; and

the fins of the plurality of fins other than the first fin, the second fin, and the third fin, have a horizontal portion that overhangs space between said fin and one adjacent fin.

2 . The memory sub-system enclosure of claim 1 , further comprising:

a plurality of fasteners connecting the bottom heat spreader and the top portion, the fasteners configured to conduct heat between the bottom heat spreader and the top portion.

3 . The memory sub-system enclosure of claim 2 , wherein the bottom heat spreader comprises a feature that creates an interference fit with the top portion once the plurality of fasteners are tightened, the interference fit configured to conduct heat between the bottom heat spreader and the top portion.

4 . The memory sub-system enclosure of claim 1 , further comprising:

a titanium-based vapor chamber configured to transfer heat between the bottom heat spreader and the top portion of the memory sub-system enclosure.

5 . The memory sub-system enclosure of claim 4 , further comprising:

a thermal gap pad in contact with the titanium-based vapor chamber and the top portion.

6 . The memory sub-system enclosure of claim 4 , wherein the titanium-based vapor chamber is a U-shaped 0.3 mm thick titanium-based vapor chamber.

7 . The memory sub-system enclosure of claim 1 , wherein the first fin and the second fin both have vertical portions.

8 . The memory sub-system enclosure of claim 1 , wherein the horizontal portion of the first fin extends over a space between the second fin and the first fin.

9 . The memory sub-system enclosure of claim 1 , wherein the plurality of fins comprises a third fin with a second horizontal portion, and a fourth fin with a third horizontal portion.

10 . The memory sub-system enclosure of claim 9 , wherein a first width of the first horizontal portion is greater than a second width of the second horizontal portion and the second width is equal to a third width of the third horizontal portion.

11 . The memory sub-system enclosure of claim 1 , wherein a horizontal spacing between adjacent pairs of the plurality of fins is equal for each adjacent pair.

12 . The memory sub-system enclosure of claim 1 , wherein one fin of the plurality of fins has a greater thickness than other fins of the plurality of fins.

13 . The memory sub-system enclosure of claim 1 , wherein a base of the top portion is thicker than each fin of the plurality of fins.

14 . A method of manufacturing a memory sub-system comprising:

securing, to a printed circuit board (PCB), an enclosure comprising:

a bottom heat spreader that allows distribution of heat among components on a bottom of the PCB; and

and a top portion that comprises a plurality of fins configured to radiate heat into an environment of the memory sub-system, the plurality of fins comprising a first fin with a first horizontal portion, a second fin without a horizontal portion, and a third fin without a horizontal portion;

wherein the first horizontal portion overhangs a space between the first fin and two fins adjacent and on opposite sides of the first fin; and

the fins of the plurality of fins other than the first fin, the second fin, and the third fin, have a horizontal portion that overhangs space between said fin and one adjacent fin.

15 . The method of claim 14 , wherein the enclosure further comprises:

a plurality of fasteners connecting the bottom heat spreader and the top portion, the fasteners configured to conduct heat between the bottom heat spreader and the top portion.

16 . The method of claim 14 , wherein the first fin and the second fin both have vertical portions.

17 . The method of claim 14 , wherein one fin of the plurality of fins has a greater thickness than other fins of the plurality of fins.

18 . The method of claim 14 , wherein a base of the top portion is thicker than each fin of the plurality of fins.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 20, 2024
From: YARRAGUNTA, SURESH REDDY; SUBHASH, DEEPU NARASIMIAH; KOLLIPARA, RAVI KUMAR
To: MICRON TECHNOLOGY, INC.
Reel/Frame 068342/0465 →
Priority Claims (1)
IN 202241055639 · Sep 28, 2022 · national
Continuity (2)
Continuation In Part 18204704 · Jun 1, 2023
Related Publication 20240268077A1 · Aug 8, 2024
References Cited (43)
US 5847928A · Hinshaw et al. · 1998 [cited by applicant]
US 5883782A · Thurston et al. · 1999 [cited by applicant]
US 6308771B1 · Tavassoli · 2001 [cited by examiner]
US 7174628B1 · Wang et al. · 2007 [cited by applicant]
US 7520316B2 · Xia · 2009 [cited by examiner]
US 7861768B1 · Ghantiwala · 2011 [cited by examiner]
US 10354938B2 · Bilan et al. · 2019 [cited by applicant]
US 10674621B1 · Tsorng et al. · 2020 [cited by applicant]
US 10674640B1 · Kao · 2020 [cited by examiner]
US 12315779B1 · Gregory · 2025 [cited by examiner]
US 12402242B2 · Yarragunta et al. · 2025 [cited by applicant]
US 20030058621A1 · Wells · 2003 [cited by applicant]
US 20040042178A1 · Gektin et al. · 2004 [cited by applicant]
US 20050068740A1 · Ulen et al. · 2005 [cited by applicant]
US 20060002089A1 · Tran et al. · 2006 [cited by applicant]
US 20090310310A1 · Anzai · 2009 [cited by examiner]
US 20150106660A1 · Chumbalkar et al. · 2015 [cited by applicant]
US 20200137896A1 · Elenitoba-Johnson · 2020 [cited by examiner]
US 20210013125A1 · North et al. · 2021 [cited by applicant]
US 20210181819A1 · Scobee et al. · 2021 [cited by applicant]
US 20210193558A1 · Miele et al. · 2021 [cited by applicant]
US 20210195727A1 · Breicher et al. · 2021 [cited by applicant]
US 20220030748A1 · Chang et al. · 2022 [cited by applicant]
US 20230012108A1 · Choi et al. · 2023 [cited by applicant]
US 20230240057A1 · Hung et al. · 2023 [cited by applicant]
US 20230314736A1 · Cheng · 2023 [cited by examiner]
US 20230392874A1 · Cheng · 2023 [cited by examiner]
US 20230397366A1 · Okada · 2023 [cited by examiner]
US 20230420338A1 · Subrahmanyam et al. · 2023 [cited by applicant]
US 20240090116A1 · Gupta · 2024 [cited by examiner]
US 20240107657A1 · Yarragunta et al. · 2024 [cited by applicant]
US 20240114659A1 · Gupta et al. · 2024 [cited by applicant]
US 20250351260A1 · Yarragunta et al. · 2025 [cited by applicant]
CN 117789775 · 2024 [cited by applicant]
KR 20210152914 · 2021 [cited by applicant]
WO 2023147156 · 2023 [cited by applicant]
WO WO2025188865A1 · 2025 [cited by applicant]
WO WO2025188865A8 · 2025 [cited by applicant]
“U.S. Appl. No. 18/204,704, Non Final Office Action mailed Mar. 13, 2025”, 11 pgs. [cited by applicant]
“U.S. Appl. No. 18/204,704, Response filed Apr. 10, 2025 to Non Final Office Action mailed Mar. 13, 2025”, 7 pgs. [cited by applicant]
“U.S. Appl. No. 18/204,704, Notice of Allowance mailed Apr. 24, 2025”, 10 pgs. [cited by applicant]
“International Application Serial No. PCT US2025 018525, International Search Report mailed Jun. 18, 2025”, 11 pgs. [cited by applicant]
“International Application Serial No. PCT US2025 018525, Written Opinion mailed Jun. 18, 2025”, 4 pgs. [cited by applicant]