IP Library Granted Patent US 12,726,191
Granted Patent B2
US 12,726,191 · App. 18/652,904 · Granted Sep 1, 2026

Efficient IGBT switching

Inventors: Timothy Ziemba (Bainbridge Island, WA); Kenneth E. Miller (Seattle, WA); John G. Carscadden (Seattle, WA); James Prager (Seattle, WA)
Assignee: EHT Ventures LLC
H03K17/0406H01H9/54H03K17/567H10D12/411H10W44/501H10W70/658H03K2217/0036
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,726,191
App. No.
18/652,904
Granted
Sep 1, 2026
Kind
B2
Abstract

Embodiments of the invention provide IGBT circuit modules with increased efficiencies. These efficiencies can be realized in a number of ways. In some embodiments, the gate resistance and/or voltage can be minimized. In some embodiments, the IGBT circuit module can be switched using an isolated receiver such as a fiber optic receiver. In some embodiments, a single driver can drive a single IGBT. And in some embodiments, a current bypass circuit can be included. Various other embodiments of the invention are disclosed.

Claims (45)

1 . A solid-state switch circuit module comprising

a circuit board;

a first solid-state switch coupled with the circuit board having a gate, a collector, and an emitter;

a first driver that provides current to the gate of the first solid-state switch coupled with the circuit board;

a first pre-driver that provides current to the first driver;

a first receiver electrically coupled with the first driver;

a second solid-state switch coupled with the circuit board having a gate, a collector, and an emitter, wherein the collector of the second solid-state switch is electrically coupled with the emitter of the first solid-state switch;

a second driver that provides current to the gate of the second solid-state switch coupled with the circuit board;

a second pre-driver that provides current to the second driver;

a first receiver electrically coupled with the first driver; and

wherein the solid-state circuit module is configured to couple with a load between the emitter of the second solid state-switch and the collector of the first solid-state switch.

2 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch includes a manufacturer-specified current rise time, and wherein the voltage at the gate is brought to a full voltage in a time less than the manufacturer-specified current rise time.

3 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch includes a manufacturer-specified current fall time, and wherein the voltage at the gate is discharged in a time less than the manufacturer-specified current fall time.

4 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch includes a manufacturer-specified current rise time, and wherein the voltage between the collector and the emitter is brought to a minimum voltage in a time less than the manufacturer-specified current rise time.

5 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch circuit and the second solid-state switch includes an internal circuit module inductance that is greater than 50 nH.

6 . The solid-state switch circuit module according to claim 5 , wherein the internal circuit module inductance includes either or both an internal solid-state switch inductance and a stray circuit module inductance.

7 . The solid-state switch circuit module according to claim 1 , further comprising a current bypass circuit between the collector and the emitter of the first solid state switch.

8 . The solid-state switch circuit module according to claim 1 , further comprising a plurality of traces, wherein a first trace of the plurality of traces electrically couples the gate and the driver of the first switch.

9 . The solid-state switch circuit module according to claim 8 , wherein the first trace directly couples the driver with the gate without an additional component.

10 . The solid-state switch circuit module according to claim 1 , further comprising a plurality of traces, wherein a first trace of the plurality of traces electrically couples the gate and the driver of the first switch.

11 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch comprise a MOSFET.

12 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch has a manufacturer-specified switching loss, and the switching loss of the solid-state switch circuit module is less than the manufacturer-specified switching loss.

13 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch has a manufacturer-specified rise time, and a rise time of the solid-state switch circuit module is less than the manufacturer-specified rise time.

14 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch has a manufacturer-specified fall time, and a fall time of the solid-state switch circuit module is less than the manufacturer-specified fall time.

15 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch has a manufacturer specified turn-on delay time, and a turn-on delay time of the first solid-state switch and the second solid-state switch is less than the manufacturer specified turn-on delay time.

16 . The solid-state switch circuit module according to claim 15 , wherein a turn-on delay time is less than 40 ns.

17 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch has a manufacturer specified turn-off delay time, and a turn-off delay time of the first solid-state switch and the second solid-state switch is less than the manufacturer specified turn-off delay time.

18 . The solid-state switch circuit module according to claim 17 , wherein a turn-off delay time is less than 100 ns.

19 . The solid-state switch circuit module according to claim 1 , wherein the first solid-state switch and the second solid-state switch comprise an IGBT.

20 . A solid-state switch circuit module comprising

a circuit board;

a first solid-state switch coupled with the circuit board having a gate, a collector, and an emitter;

a first driver that provides current to the gate of the first solid-state switch coupled with the circuit board;

a second solid-state switch coupled with the circuit board having a gate, a collector, and an emitter;

a second driver that provides current to the gate of the second solid-state switch coupled with the circuit board, wherein the collector of the second solid-state switch is electrically coupled with the emitter of the first solid-state switch; and

a plurality of traces, wherein a first trace of the plurality of traces electrically couples the gate and the driver of the first solid-state switch, wherein the first trace has an inductance less than 100 nH, wherein a second trace of the plurality of traces electrically couples the gate and the driver of the second solid-state switch, wherein the second trace has an inductance less than 100 nH,

wherein the circuit module is configured to couple with a load between the emitter of the second solid state-switch and the collector of the first solid-state switch.

21 . A solid-state switch circuit module comprising

a circuit board;

a first solid-state switch coupled with the circuit board having a gate, a collector, and an emitter;

a first driver that provides current to the gate of the first solid-state switch coupled with the circuit board;

a second solid-state switch coupled with the circuit board having a gate, a collector, and an emitter;

a second driver that provides current to the gate of the second solid-state switch coupled with the circuit board, wherein the collector of the second solid-state switch is electrically coupled with the emitter of the first solid-state switch; and

a plurality of traces, wherein a first trace of the plurality of traces electrically couples the gate and the driver of the first solid-state switch, wherein the first trace has a resistance less than 1 ohm, wherein a second trace of the plurality of traces electrically couples the gate and the driver of the second solid-state switch, wherein the second trace has a resistance less than 1 ohm,

wherein the solid-state circuit module is configured to couple with a load between the emitter and the collector.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2024
From: ZIEMBA, TIMOTHY; MILLER, KENNETH E.; CARSCADDEN, JOHN G.; PRAGER, JAMES
To: EHT VENTURES LLC
Reel/Frame 067955/0916 →
Continuity (6)
Continuation 17404847 · Aug 17, 2021
Continuation 16513705 · Jul 17, 2019
Continuation 15435300 · Feb 17, 2017
Continuation 14512897 · Oct 13, 2014
Continuation 13345906 · Jan 9, 2012
Related Publication 20250132755A1 · Apr 24, 2025
References Cited (33)
US 5808504A · Chikai et al. · 1998 [cited by applicant]
US 6741484B2 · Crewson et al. · 2004 [cited by applicant]
US 6897574B2 · Vaysse · 2005 [cited by applicant]
US 7319579B2 · Inoue et al. · 2008 [cited by applicant]
US 8222928B2 · Bayerer · 2012 [cited by applicant]
US 8963377B2 · Ziemba et al. · 2015 [cited by applicant]
US 9601283B2 · Ziemba et al. · 2017 [cited by applicant]
US 10389345B2 · Ziemba et al. · 2019 [cited by applicant]
US 11095280B2 · Ziemba et al. · 2021 [cited by applicant]
US 11979141B2 · Ziemba · 2024 [cited by examiner]
US 20100134179A1 · Bayerer · 2010 [cited by applicant]
EP 0947048A1 · 1999 [cited by applicant]
Bland, M.J., et al., “A High Power RF Power Supply for High Energy Physics Applications,” Proceedings of 2005 the Particle Accelerator Conference, IEEE pp. 4018-4020 (May 16-20, 2005). [cited by applicant]
In, Y., et al., “On the roles of direct feedback and error field correction in stabilizing resistive-wall modes,” Nuclear 2 Fusion, vol. 50, No. 4, pp. 1-5 (2010). [cited by applicant]
Kim, J.H., et al., “High Voltage Pulsed Power Supply Using IGBT Stacks,” IEEE Transactions on Dielectrics and Electrical insulation, vol. 14, No. 4, pp. 921-926 (Aug. 2007). [cited by applicant]
Locher, R., “Introduction to Power MOSFETs and their Applications (Application Note 558),” Fairchild Semiconductor, 15 pages (Oct. 1998). [cited by applicant]
Locher, R.E., and Pathak, A.D., “Use of BiMOSFETs in Modern Radar Transmitters,” IEEE International Conference on Power Electronics and Drive Systems, pp. 776-782 (2001). [cited by applicant]
Reass, W.A., et al., “Progress Towards a 20 KV, 2 KA Plasma Source lon Implantation Modulator for Automotive Production of Diamond Film on Aluminum,” Submitted to 22nd International Power Symposium, Boca Raton, FL, 6 pa… [cited by applicant]
Scoville, J.T., et al., “The Resistive Wall Mode Feedback Control System on DIII-D,” IEEE/NPSS 18th Symposium on fusion Engineering, Albuquerque, NM, Oct. 25-29, 1999, General Atomics Report GAA23256, 7 pages (Nov. 1999… [cited by applicant]
Zavadtsev, D.A., et al., “Compact Electron Linear Accelerator RELUS-5 for Radiation Technology Application,” 10th European Particle Accelerator Conference, Edinburgh, UK, pp. 2385-2387 (Jun. 26-30, 2006). [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 13/345,906 dated Sep. 12, 2014, 15 pages. [cited by applicant]
Notice of Allowance in U.S. Appl. No. 13/345,906 dated Dec. 19, 2014, 9 pages. [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 14/512,897 dated Feb. 22, 2016, 15 pages. [cited by applicant]
Notice of Allowance in U.S. Appl. No. 14/512,897 dated Nov. 8, 2016, 8 pages. [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 15/435,300 dated May 18, 2018, 16 pages. [cited by applicant]
Final Office Action in U.S. Appl. No. 15/435,300 dated Dec. 31, 2018, 16 pages. [cited by applicant]
Notice of Allowance in U.S. Appl. No. 15/435,300 dated Apr. 11, 2019, 8 pages. [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 16/513,705 dated Dec. 8, 2020, 20 pages. [cited by applicant]
Notice of Allowance in U.S. Appl. No. 16/513,705 dated May 12, 2021, 8 pages. [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 17/404,847 dated Nov. 4, 2022, 19 pages. [cited by applicant]
Non-Final Office Action in U.S. Appl. No. 17/404,847 dated Apr. 19, 2023, 7 pages. [cited by applicant]
Final Office Action in U.S. Appl. No. 17/404,847 dated Oct. 4, 2023, 5 pages. [cited by applicant]
Notice of Allowance in U.S. Appl. No. 17/404,847 dated Jan. 29, 2024, 8 pages. [cited by applicant]