IP Library › Granted Patent US 12,524,099
Granted Patent B2
US 12,524,099 · App. 18/892,754 · Granted Jan 13, 2026

Analog front end channel driver circuit

Inventors: Patrick Troy Gray (Cedar Park, TX); Phuong Huynh (Fairfax, VA)
Assignee: SIGMASENSE, LLC.
G06F3/0416G06F3/03545G06F3/04162G06F3/0418G06F3/044H03M3/458G06F2203/04104
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,524,099
App. No.
18/892,754
Granted
Jan 13, 2026
Kind
B2
Abstract

A channel driver circuit includes a differential module and a driver module. In some examples, the channel driver circuit also includes a sigma-delta module. The differential module receives, via a single node of a load, a channel driving signal that is provided to the load at the single node (e.g., that is based on an electrical characteristic of the load) and generates an analog error signal that is based on the channel driving signal and a reference signal. The driver module is coupled to the differential module and generates the channel driving signal based on the analog error signal or a digital error signal corresponding to the analog error signal and transmits the channel driving signal via the single node to the load. The channel driver circuit simultaneously transmits the channel driving signal to the load at the single node and senses the channel driving signal at the single node.

Claims (37)

1 . An Analog Front End (AFE) channel driver circuit comprising:

a differential module configured to generate an analog error signal based on a channel driving signal and a reference signal to generate an analog error signal; and

a driver module operably coupled to the differential module and configured to:

generate the channel driving signal based on the analog error signal; and

output the channel driving signal via a single line from the AFE channel driver circuit, wherein the AFE channel driver circuit is configured to output the channel driving signal and simultaneously to sense the channel driving signal via the single line from the AFE channel driver circuit.

2 . The AFE channel driver circuit of claim 1 , wherein the channel driving signal is provided to an interface of the AFE channel driver circuit via the single line.

3 . The AFE channel driver circuit of claim 1 , wherein the differential module and the driver module are configured to operate cooperatively to output the channel driving signal and simultaneously to sense the channel driving signal via the single line from the AFE of the channel driver circuit.

4 . The AFE channel driver circuit of claim 1 , wherein the analog error signal is based on a difference between the channel driving signal and the reference signal.

5 . The AFE channel driver circuit of claim 1 , wherein the AFE channel driver circuit is operably coupled to a load.

6 . The AFE channel driver circuit of claim 1 , wherein the AFE channel driver circuit is further configured to sense change of the channel driving signal that is output via the single line from the AFE channel driver circuit.

7 . The AFE channel driver circuit of claim 1 , wherein the differential module and the driver module are further configured to operate cooperatively to sense change of the channel driving signal that is output via the single line from the AFE channel driver circuit.

8 . The AFE channel driver circuit of claim 7 , wherein:

the channel driving signal is provided to an interface of the AFE channel driver circuit via the single line; and

change of the channel driving signal is based on an electrical characteristic of the interface of the AFE channel driver circuit.

9 . The AFE channel driver circuit of claim 8 , wherein:

the AFE channel driver circuit is operably coupled to a load; and

the electrical characteristic of the interface of the AFE channel driver circuit is also based on the load.

10 . The AFE channel driver circuit of claim 1 , wherein:

the channel driving signal is provided to a first interface of the AFE channel driver circuit via the single line; and

the analog error signal is also coupled via a second interface of the AFE channel driver circuit to another component or circuit.

11 . The AFE channel driver circuit of claim 1 further comprising:

a filter configured to process the analog error signal in accordance with at least one of anti-aliasing filtering or pass band limiting to generate a filter signal and to output the filter signal via an interface of the AFE channel driver circuit to another component or circuit.

12 . The AFE channel driver circuit of claim 1 , wherein the driver module is implemented as a voltage to current (V2I) converter circuit.

13 . The AFE channel driver circuit of claim 1 further comprising:

a filter configured to process the analog error signal in accordance with at least one of anti-aliasing filtering or pass band limiting to generate a filter signal and to output the filter signal via an interface of the AFE channel driver circuit to an analog to digital converter (ADC).

14 . The AFE channel driver circuit of claim 1 further comprising:

a voltage level translator configured to process the analog error signal in accordance with level translation to generate a level translated analog error signal and to output the level translated analog error signal via an interface of the AFE channel driver circuit to another component or circuit.

15 . The AFE channel driver circuit of claim 1 , wherein the differential module includes a differential amplifier having a first input port configured to receive the channel driving signal, a second input port configured to receive the reference signal, and an output port configured to output the analog error signal.

16 . The AFE channel driver circuit of claim 1 , wherein the AFE channel driver circuit is coupled or connected via an interface of the AFE channel driver circuit to a touchscreen, a sensor, a transducer, a device, an integrated circuit, circuitry, a computer, a tablet, a smart phone, an appliance, or a motor.

17 . An Analog Front End (AFE) channel driver circuit comprising:

a differential module configured to generate an analog error signal based on a channel driving signal and a reference signal to generate an analog error signal; and

a driver module operably coupled to the differential module and configured to:

generate the channel driving signal based on the analog error signal; and

output the channel driving signal via a single line from the AFE channel driver circuit, wherein the AFE channel driver circuit is configured to output the channel driving signal and simultaneously to sense the channel driving signal including to sense change of the channel driving signal via the single line from the AFE channel driver circuit, wherein the driver module is implemented as a voltage to current (V2I) converter circuit.

18 . The AFE channel driver circuit of claim 17 , wherein the analog error signal is based on a difference between the channel driving signal and the reference signal.

19 . The AFE channel driver circuit of claim 17 , wherein the differential module includes a differential amplifier having a first input port configured to receive the channel driving signal, a second input port configured to receive the reference signal, and an output port configured to output the analog error signal.

20 . The AFE channel driver circuit of claim 17 , wherein the AFE channel driver circuit is coupled or connected via an interface of the AFE channel driver circuit to a touchscreen, a sensor, a transducer, a device, an integrated circuit, circuitry, a computer, a tablet, a smart phone, an appliance, or a motor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2024
From: GRAY, PATRICK TROY; HUYNH, PHUONG
To: SIGMASENSE, LLC.
Reel/Frame 069031/0441 →
Continuity (11)
Continuation 18222526 · Jul 17, 2023
Continuation 17731612 · Apr 28, 2022
Continuation 17184031 · Feb 24, 2021
Continuation 16857600 · Apr 24, 2020
Continuation 16253717 · Jan 22, 2019
Continuation In Part 16109600 · Aug 22, 2018
Continuation 15506097
Provisional Application 62630595 · Feb 14, 2018
Provisional Application 62620812 · Jan 23, 2018
Provisional Application 62183062 · Jun 22, 2015
Related Publication 20250013329A1 · Jan 9, 2025
References Cited (46)
US 5437178A · Esin et al. · 1995 [cited by applicant]
US 6218972B1 · Groshong · 2001 [cited by applicant]
US 6665013B1 · Fossum et al. · 2003 [cited by applicant]
US 7476233B1 · Wiener et al. · 2009 [cited by applicant]
US 7528755B2 · Hammerschmidt · 2009 [cited by applicant]
US 8031094B2 · Hotelling · 2011 [cited by applicant]
US 8089289B1 · Kremin et al. · 2012 [cited by applicant]
US 8279180B2 · Hotelling et al. · 2012 [cited by applicant]
US 8537110B2 · Kruglick · 2013 [cited by applicant]
US 8547114B2 · Kremin · 2013 [cited by applicant]
US 8587535B2 · Oda et al. · 2013 [cited by applicant]
US 8625726B2 · Kuan · 2014 [cited by applicant]
US 8657681B2 · Kim · 2014 [cited by applicant]
US 8966400B2 · Yeap · 2015 [cited by applicant]
US 8982097B1 · Kuzo et al. · 2015 [cited by applicant]
US 9081437B2 · Oda · 2015 [cited by applicant]
US 9201547B2 · Elias · 2015 [cited by applicant]
US 10007335B2 · Lee · 2018 [cited by applicant]
US 10222912B2 · Hristov · 2019 [cited by applicant]
US 20030052657A1 · Koernle et al. · 2003 [cited by applicant]
US 20050235758A1 · Kowal et al. · 2005 [cited by applicant]
US 20110063154A1 · Hotelling et al. · 2011 [cited by applicant]
US 20110298745A1 · Souchkov · 2011 [cited by applicant]
US 20120278031A1 · Oda · 2012 [cited by applicant]
US 20130278447A1 · Kremin · 2013 [cited by applicant]
US 20140327644A1 · Mohindra · 2014 [cited by applicant]
US 20150091847A1 · Chang · 2015 [cited by applicant]
US 20150346889A1 · Chen · 2015 [cited by applicant]
US 20170115798A1 · Ho · 2017 [cited by applicant]
US 20180157354A1 · Blondin et al. · 2018 [cited by applicant]
US 20180275824A1 · Li · 2018 [cited by applicant]
CN 102455838A · 2012 [cited by applicant]
CN 103995626A · 2014 [cited by applicant]
CN 104182105A · 2014 [cited by applicant]
CN 104536627A · 2015 [cited by applicant]
CN 107771273A · 2018 [cited by applicant]
EP 2284637A1 · 2011 [cited by applicant]
JP 2000165774A · 2000 [cited by applicant]
KR 20130050458A · 2013 [cited by applicant]
KR 1020150055019 · 2015 [cited by applicant]
WO 2014046711A1 · 2014 [cited by applicant]
Baker; How delta-sigma ADCs work, Part 1; Analog Applications Journal; Oct. 1, 2011; 6 pgs. [cited by applicant]
China National Intellectual Property Administration; Search Report; CN Application No. 201680002799.5; Aug. 5, 2019; 2 pgs. [cited by applicant]
European Patent Office; Extended European Search Report; Application No. 19853507.2; Jun. 13, 2023; 7 pgs. [cited by applicant]
European Patent Office; Extended European Search Report; EP Application No. 16815134.8; Aug. 7, 2018; 12 pgs. [cited by applicant]
International Search Authority; International Search Report and Written Opinion; PCT/US2016/038497; Oct. 18, 2016; 14 pgs. [cited by applicant]