IP Library Patent Application 60274433
Patent Application Provisional
App. No. 60/274,433 · Confirmation No. 8332

Digital phase locked loop for regenerating the clock of an embedded signal

Inventor: John Bodenschatz
Provisional Application Expired
⬇ PDF
Code Description Pages PDF
2001-03-09 TRNA Transmittal of New Application 1 View
2001-03-09 SPEC Specification 7 View
2001-03-09 CLM Claims 3 View
2001-03-09 DRW Drawings-only black and white line drawings 7 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
60/274,433
Filed
2001-03-09