Patent Application
Provisional
Small
App. No. 60/666,385
· Confirmation No. 9537
System and method for introducing deliberate nonuniformity of integrated-circuit transistor gate dimensions to reduce leakage currents
Provisional Application Expired
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2021-06-07 | OATH |
Oath or Declaration filed | 53 | View | |
| 2005-03-30 | TRNA |
Transmittal of New Application | 2 | View | |
| 2005-03-30 | SPEC |
Specification | 7 | View | |
| 2005-03-30 | CLM |
Claims | 1 | View | |
| 2005-03-30 | DRW |
Drawings-only black and white line drawings | 3 | View | |
| 2005-03-30 | WFEE |
Fee Worksheet (SB06) | 1 | View |
Inventors
Prosecution
- Confirmation No.
- 9537
from
RPX CORPORATION
PATENT SECURITY AGREEMENT
Recorded 2023-04-21
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 60/666,385
- Filed
- 2005-03-30
External Links