Patent Application
Provisional
App. No. 60/678,300
· Confirmation No. 7672
Parallel input/output self-test circuit and method
Provisional Application Expired
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2005-05-05 | TRNA |
Transmittal of New Application | 3 | View | |
| 2005-05-05 | SPEC |
Specification | 11 | View | |
| 2005-05-05 | CLM |
Claims | 6 | View | |
| 2005-05-05 | ABST |
Abstract | 1 | View | |
| 2005-05-05 | DRW |
Drawings-only black and white line drawings | 5 | View | |
| 2005-05-05 | ADS |
Application Data Sheet | 3 | View | |
| 2005-05-05 | WFEE |
Fee Worksheet (SB06) | 1 | View |
Inventors
Gopalakrishnan Krishnan
Bangalore, INDIA
Eswar Vadlamani
Hyderabad, INDIA
Tarjinder Munday
Bangalore, INDIA
Attorneys & Agents of Record
Prosecution
- Docket No.
- CD05037P
- Confirmation No.
- 7672
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2014-01-09
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2005-06-02
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 60/678,300
- Filed
- 2005-05-05
External Links